JIDT

DATASHEET

2/3/4-PHASE PWM CONTROLLER WITH DYNAMIC VOLTAGE & FREQUENCY SCALING

IDTP62000

Description

sharing.

The IDTP62000 is a multiphase interleaved synchronous buck controller ideal for personal computer applications where high efficiency and high power density are required. It contains three integrated MOSFET driver pairs to enable a 3-phase regulator solution that allows load currents up to 150A for low voltage microprocessor power requirements. It also provides a 4th PWM output phase to drive a low cost IDTP67111 single phase driver to become a full 4 phase solution.

The VID logic can be configured for applications compliant to the Intel VR11.1, Intel VR10 or AMD PVI/SVI specifications.

The maximum number of operating phases (2/3/4) is pin programmable, and depending on output loading conditions, the active number of phases can be dynamically reduced. The Dynamic Efficiency Control (DEC) feature enables all configured phases when full current output is required, and dynamically reduces the number of active phases at reduced current levels. Combined with Dynamic Voltage Change (DVC) and Dynamic Frequency Change (DFC) this allows full output current while also providing for more efficient operation at lower power output.

The design allows a positive or negative offset to the VID voltage being used for regulation and supports both external, resistor based, and internal, register based, programming of this offset voltage.

An internal soft start (SS) is included in the design to prevent large inrush currents at power on. The ramp rate of the soft start can be adjusted with an external resistor.

A DCR current sensing method combined with rapid transient response architecture enables superior phase current matching, accurate current limit and precise load-line control. Furthermore, this device incorporates a proprietary scheme for fast and accurate transient-response performance, as well as precise load

Features

- **• Proprietary Dynamic Voltage & Frequency Scaling providing efficiency and performance optimization**
	- **Dynamic Voltage Change (DVC) as a standalone capability**
	- **Dynamic Frequency Change (DFC) when combined with 9CPS4592 clock generator**
	- **SIF interface to communicate with clock sub-system**
- **• Dynamic Efficiency Control (DEC) for improved efficiency at light loads**
- **•** Intel VR11.1, Intel VR10 or AMD PVI/SVI operating modes
- **•** Three integrated drivers with additional fourth phase PWM output
- **•** 2, 3 or 4-phase operation with automatic selection at power-on
- **•** Ability to communicate with the clock subsystem using a Serial Interface (SIF)
- **•** User configurability through SMBus
- **•** Overshoot and Undershoot transient suppression
- **•** Adjustable operating frequency (up to 1 MHz per phase)
- **•** Pb Free, RoHS compliant 64-pin QFN-64 package

Applications

- **•** Gaming Machine
- **•** Server, Workstations
- **•** All-in-one LCD PCs
- **•** Voltage Regulator Modules

Block Diagram

Applications Information

Figure: 4-Phase Applications Reference Circuit

4-Phase Component Values

Pin Assignment

Pin Types

Pin Descriptions

IDTP62000 2/3/4-PHASE PWM CONTROLLER WITH DYNAMIC VOLTAGE & FREQUENCY SCALING

IDTP62000 2/3/4-PHASE PWM CONTROLLER WITH DYNAMIC VOLTAGE & FREQUENCY SCALING

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDTP62000. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Note 2: If used in conjunction with a IDTP67111 single phase driver for the fourth phase, it must be powered with the same supply as the IDTP62000.

Recommended Operation Conditions

General I2C Serial Interface Information

How to Write

- **•** Controller (host) sends a start bit
- Controller (host) sends the write address 78_(H)
- **•** IDT clock will **acknowledge**
- **•** Controller (host) sends the beginning byte location = N
- **•** IDT clock will **acknowledged**
- **•** Controller (host) starts sending Byte **N through Byte N+X-1(note 2)**
- **•** IDT clock will **acknowledg**e each byte **one at a time**
- **•** Controller (host) sends a Stop bit

How to Read

- **•** Controller (host) will send a start bit
- Controller (host) sends the write address 78_(H)
- **•** IDT clock will **acknowledge**
- **•** Controller (host) sends the beginning byte location = N
- **•** IDT clock will **acknowledged**
- **•** Controller (host) will send a separate start bit
- Controller (host) sends the read address 79_(H)
- **•** IDT clock will **acknowledged**
- **•** IDT clock will send the data byte count = X
- **•** IDT clock sends Byte **N+X-1**
- **•** IDT clock sends **Byte 0 through Byte X (if X(H) was written to Byte 8)**
- **•** Controller (host) will need to acknowledge each byte
- **•** Controller (host) will send a not acknowledge bit
- **•** Controller (host) will send a stop bit

Power MOSFET Driver Electrical Characteristics

Table 1: MOSFET Driver Characteristics

Unless stated otherwise, VDD = $5.0 V \pm 5 \%$, Junction Temperature = 0 to +100 °C

Figure 1: Output Switching TImes

Controller Electrical Characteristics

		Unless stated otherwise, VDD = 5.0 V \pm 5 %, Junction Temperature = 0 to +100 $^{\circ}$		َ ∪		
Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Supply Current						
IDDQ	IVDD	PWM 1,2,3 open (5V input pins)		18	25	mA
Power-On Reset						
POR threshold	VDDRTH	VDD Rising	4.1	4.2	4.3	\vee
	VDDFTH	VDD Falling		3.8		V
Hysteresis	VDDHYS			0.5		V
UVLO PVCC Rising			0.76	0.8	0.84	\vee
Threshold						
UVLO_PVCC Hysteresis				65		mV
UVLO_VTT Rising			0.76	0.8	0.84	V
Threshold						mV
UVLO_VTT Hysteresis				65		
Master Oscillator						
Frequency Accuracy	F_{SW}	Rosc = $100 \text{ k}\Omega \pm 0.1\%$	225	250	275	kHz
Adjustment Range of	F _{SWAR}		100		1000	kHz
Switching Frequency						
OSC Voltage	Vosc		0.76	0.8	0.84	$\overline{\mathsf{v}}$
Ramp Generator						
Ramp Amplitude	V_{RA}			2.4		\vee
Max PWM Duty Cycle	DC _{PWM}		90			$\%$
Reference and DAC						
System Accuracy			-0.5		$+0.5$	%
$(1.000V - 1.600V)$						
System Accuracy			-1.0		$+1.0$	%
$(0.800V - 1.000V)$						
System Accuracy			-2.0		$+2.0$	$\%$
$(0.5V - 0.800)$						
VID Input Low Voltage	V_{ILVIDI}		-0.3		0.3	V
(VR10, VR11.1)						
VID Input High Voltage	VIHVIDI		0.8		$VDD + 0.3$	V
(VR10, VR11.1)						
OFS Source Current						
Accuracy (Negative Offset)	I OFFSET	R_{OFS} = 10 k Ω from OFS to GND	37.0	40.0	43.0	μA
OFS Sink Current						
Accuracy (Positive Offset)	LOFFSET	R_{OFS} = 30 k Ω from OFS to VDD	50.5	53.5	56.5	μA
OFS Range			-150		150	μA
VID Input Pull-up to 1.2V		\pm 10% Accuracy at limits of range				
	I_{VD}	$Input = 0.0V$		30	50	μA
$($ Intel $)$						
Current Reference						
IREF Current	REF	R_{IREF} = 40 k Ω ±1% from IREF to GND	19 19.0	20	21 33.6	μA
IREF Current Range	REFR			20.0		μA
IREF Voltage	V _{IREFL}	R_{IREF} = 40 k Ω from IREF to GND	0.76	0.8	0.84	V
	$\overline{V}_{IR\underline{\text{F}}\underline{\text{F}}\underline{\text{H}}}$	R_{IREF} = 40 k Ω from IREF to VDD	VDD -0.76	$VDD -0.8$	VDD -0.84	$\overline{\mathsf{v}}$
Soft-Start Ramp						
Soft-Start Reference	V_{SS}	$Rss = 100 k\Omega$	0.76	0.8	0.84	V
Voltage, (Intel modes)						
Soft-Start Ramp Rate,	SS_{NTEL}	VR10/VR11.1, Rss= $100 \text{ k}\Omega$		1.5		$mV/\mu s$
(Intel modes)		Adjustment Range of SS ramp rate	0.6		6.0	$mV/\mu s$
	R_{SS}	Soft Start Resistor Value	25		250	kΩ
Soft-Start Step Voltage				6.25		mV
(AMD mode)	SSAMD	Rate = 6.25 mV every $3.03 \mu s$				
Soft-Start Step Time				3.03		μs
(AMD mode)						
PWM Output						
PWM Output Voltage						\vee
Low Threshold		Load = \pm 1 mA			0.4	
PWM Output Voltage		$Load = ± 1 mA$	4.0			V
High Threshold						

Unless stated otherwise, VDD = 5.0 V + 5 %, Junction Temperature = 0 to +100 $^{\circ}$ C

Controller Electrical Characteristics (cont.)

Unless stated otherwise, VDD = $5.0 \text{ V} \pm 5 \%$, Junction Temperature = 0 to +100 °C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
OV and UV Protection						
UV Threshold Rise	V_{UVR}	FB rising	66	70	74	%VID
UV Threshold Fall	VUVF	FB falling	57	60	63	%VID
		Intel mode (SS Prior to Vboot period end)	1.30	1.35	1.40	V
		Intel mode	1.30	1.35	1.40	$\overline{\mathsf{v}}$
OV Threshold		(SS after Vboot period end) Greater of:	$-5%$	$V_{DAC} +$ 250 mV	$+5%$	\vee
		Intel mode (After SS complete)	$-5%$	$V_{DAC} +$ 250 mV	$+5%$	\vee
		AMD mode	1.75	1.8	1.85	V
Thermal Monitor						
VR_FAN Fall Threshold	V_{FAN}	VTM falling (assert)		0.394 x VDD		V
VR_FAN Rise Threshold	V _{FANR}	VTM rising (de-assert)		0.445x VDD		\vee
VR_HOT Fall Threshold	V _{HOTF}	VTM falling (assert)		0.333x VDD		\vee
VR_HOT Rise Threshold	V HOTR	VTM rising (de-assert)		0.394 x VDD		V
Over-Current Protection						
Dead-Zone Bias Current	I_{CCDZ}	Normal operation = $0.6 * (I_{REF} @ 20 \mu A)$	11.3	12.0	12.7	μA
Average Over-Current Threshold Level	L OCAVG	Normal operation = $2.5 *$ (I_{REF} @ 20 μ A)	44	50	56	μA
Individual Phase Over- Current Threshold Level	I_{OCPH}	Normal operation = $3.0 *$ (I_{REF} @ 20 μ A)	52	60	67	μA
PSI Input						
Input High	V_{IHPS}		0.8			V
Input Low	V_{ILPSI}				0.3	$\overline{\mathsf{v}}$
VID_SEL Input						
VID_SELVIH	V _{IHVIDSEL}		\overline{c}			V
VID SEL V _{IL}	VILVIDSEL				0.8	$\overline{\mathsf{v}}$
VID_SEL Leakage	V IOVIDSEL			100		μA
PWM4 Input						
Input High	VIHPWM		0.8 x VDD			\vee
Input Low	VILPWM				0.2 x VDD	V
Error Amplifier						
DC Gain		R_L = 10 k Ω to ground		70		dB
Gain-Bandwidth Product		C_L = 100 pF, R_L = 10k to ground		12		MHz
Slew Rate		$C_1 = 100$ pF, Load = ±400 µA		8		$V/\mu s$
Maximum Output			3.9	4.2		V
Voltage						
Minimum Output Voltage				1.30	1.5	$\overline{\mathsf{v}}$

SIFDAT and SIFCLK Line Characteristics

Unless stated otherwise, VDD = $5.0 \text{ V} \pm 5$ %, Junction Temperature = 0 to +100 °C

Typical Operating Characteristics

Figure 3: Startup vs. Time (Load = 0 A) Figure 4: Startup vs. Time (Load = 75 A)

Figure 5: Shutdown vs. Time (10 A) Figure 6: Oscillator Frequency vs. R_{OSC} Resistance

Figure 7: Gate Drive vs. Time (Load = 0 A, Falling Edge) Figure 8: Gate Drive vs. Time (Load=100 A, Falling Edge)

Typical Operating Characteristics (cont.)

Figure 11: Steady State Output Ripple vs. Time (Load = 5 A) Figure 12: Steady State Output Ripple vs. Time (Load = 50 A)

Introduction

The IDTP62000 is a 2/3/4 phase PWM control IC that is compliant with Intel VR10.x, VR11.x, and AMD PVI/SVI CPU power specifications. The IDTP62000 integrates three MOSFET gate drivers to minimize total solution size, parts count, and cost. Four phase operation is supported with the addition of an IDTP67111 single phase driver IC.

The IDTP62000 includes many features and capabilities in addition those required by Intel and AMD CPUs. Proprietary Hypergear™ dynamic control provides programmable scaling of CPU voltage and clock frequency to enable system level performance and efficiency improvements. Complete Hypergear™ implementation includes an IDT SCPC (system clock power console) IC and related software. Programmable Dynamic Voltage Control (DVC) and Dynamic Frequency Control (DFC) allow performance and power consumption to be optimized as a function of load CPU current. Dynamic Efficiency Control (DEC) enables all configured phases to operate when full current output is required and dynamically reduces the number of active phases at reduced current levels.

An SMBus interface allows programming of IC configuration parameters and provides diagnostic and operational telemetry data to the host system. The output voltage can be offset either in a positive or negative manner using a single external resistor or by programming through the SMBUS interface. The IDTP62000 device contains an advanced control loop algorithm that allows all phases to respond to load steps to minimize output capacitacnce.

The IDTP62000 can operate in stand-alone mode or it can be one part of a two chipset solution for implementing a high performance, energy saving, computing system. The IDTP62000 PWM controller and 9CPS4592 clock generator coordinate adjustments to the output voltage with changes in the clock frequency to optimize system performance. Figure 13 provdes a simplified view of this system.

Figure 13: Two Part System using the IDTP62000 and the 9CPS4592

Operation

Multi-phase Power Conversion

As microprocessors have evolved in computing power so have PWM V_{CORE} regulators. Single phase operation regulators are no longer feasible for desktop power supplies. Although multi-phase power management regulators has been in existence for decades, recent strides in computing power have mandated that it be applied to microprocessors. These processors are no longer powered by low supply currents but can easily crest to 150A or more during heavy loading transients. The only way to satisfy such heavy demands is to implement a multi-phase power supply. With very little design effort the high current required can be obtained by breaking up the supply into smaller segments, thus realizing an improved component count and minimizing heat dissipation.

Interleaving

In multi-phase PWM regulators the individual channels switching periods are evenly distributed over the PWM clock period. In a four phase PWM regulator, for example, each channel will have time slots equally spaced exactly $T_{Period}/4$ from each other. Additionally, the combined ripple frequency will be 4x higher than for a single channel. The total ripple frequency will have a peak-to-peak amplitude less than 1/4 that of a single phase. The translated benefit is that much smaller inductors are required and the output capacitors can be of a much smaller size (as compared to a single channel PWM regulator.) Figure 14 depicts this combined multi-phase behavior where the total output ripple current is much smaller and thus much smaller input and output capacitors are required. Although passive components have natural variation from one phase to another, the IDTP62000 is able to balance the load even if the inductor DCRs are mismatched by up to 40%.

Figure 14: Inductor–Current Waveforms for a 4-Phase Converter

Voltage Regulation

Load Line (DROOP) Regulation (Adaptive Voltage Positioning)

During power supply operation, the load current of the microprocessor changes often. Due to the equivalent series resistance of the output capacitor, an output voltage spike may occur in the load transient. To optimize the system's reliability, performance and cost trade-offs, it is necessary that the voltage regulator adjust the output voltage proportional to changes in the load current. This feature is called adaptive voltage positioning or droop.

IDTP62000 2/3/4-PHASE PWM CONTROLLER WITH DYNAMIC VOLTAGE & FREQUENCY SCALING

By connecting the DROOP and FB pins together, a current IDROOP which is proportional to the average load current flows from FB through the feedback resistor RFB to generate the droop voltage. The output voltage is then adjusted by the droop voltage which is proportional to the load current. The output voltage can be effectively adjusted in the direction to eliminate spikes or drops or to implement load regulation dependency.

In order to avoid abrupt changes in IDROOP in DEC mode when the number of active phases changes, the I_{DROOP} is defined as the total current divided by the number of configured phases rather than active phases. This ensures that the load line will not change when phases are shed.

At light load conditions, a negative inductor current may occur which can cause the current in the current sense amplifier negative input to fall to zero. This is called the "dead zone" of the load line regulation. The IDTP62000 implements an internal bias current on each phase I_{QCDZ} that is a scaled-down version of IREF. This bias current is used to shift the current level up to compensate for negative current during light load operation, which effectively eliminates the dead zone. As shown in Figure 15, there is no dead zone and the load line resistance RLL is 1 m Ω .

(Eq.) Vdroop = Rfb x (DCR / Rsn) x (Iload /n) where $n = #$ of configured phases

Figure 15: Load Line showing no "Dead Zone"

Figure 16: Inductor DCR Current Sensing Configuration

Continuous Current Sensing

The IDTP62000 uses a DCR-based load current sensing for each phase. This sensing scheme uses a pole-zero cancellation technique to allow sensing across the inductor DCR. By doing this, efficiency loss due to an additional sense resistor in the high current path is avoided. The DCR scheme requires a low pass filter consisting of an external resistor and capacitor to be placed across the inductor. See Figure 16. The relationship between the sensed current IS and the inductor current IL is as follows:

(Eq. 1)

$$
I_S = \frac{R_{DCR}}{R_{ISENS}} \times \left[\frac{1 + sL/R_{DCR}}{1 + sC_{CS}R_{CS}} \right] \times I_L
$$

When the inductor's L/RDCR time constant is set equal to the $C_{CS}R_{CS}$ time constant the term in the square brackets becomes a "1" and effectively disappears from the equation.

The internal sense currents for each phase are used for calculating the droop current, the IMON current, the over-current trip points (average and per phase) and to correct load imbalance among the phases. Furthermore, the average of the sensed currents is used to determine the threshold for transitioning between DVC offsets or DEC modes.

PWM Function and Current Balance Adjustment

The load balance among different phases in IDTP62000 is achieved by modulating the duty cycle of the PWM pulses of the corresponding phase. The IDTP62000 uses trailing edge modulation of the internal triangular waveform by the error amplifier output. The duty cycle of the PWM pulse for a phase is determined by the difference between error signal with the common mode of that phase's triangular waveform.

Load balancing among the active phases is achieved by controlling the duty cycle of each phase through current mode feedback loop derived from the sensed current.

IMON Resistor Calculation (R6 in "4-Phase Applications Reference Circuit" diagram)

 $R6 = 0.9$ x (Sum of sensed currents of all configured phases) / 4

Dynamic Efficiency Control (DEC) Mode of Operation

For efficiency optimization, the IDTP62000 contains a unique and proprietary technique to monitor and adjust the number of active phases based on the sensed load current. An internal determination is used to judge when phases should be turned on and off. Traditional PWM regulators are typically programmed to satisfy the highest load demand. Lighter loads suffer the most inefficiency due to the fixed nature of classic PWM architectures.

DEC is implemented to improve switching efficiency during light processor loads. In DEC mode, the controller continuously monitors the current load and turns on/off one or more phases according to the load current requirements. The minimum number of phases in DEC mode is configurable and the controller has 3 DEC threshold levels which can each be configured independently.

All DEC levels are defined as a percentage of the scaled average phase current level that triggers an over current protection condition.

The equation for each DEC trip point is given by: (Eq. 2)

32 $I_{OCAVG} \times (LEVEL[4:0]+1)$ 64

Figure 17: DEC Levels showing Hysteresis

DEC mode is not enabled by default. DEC mode is enabled when the DEC_EN field of the DEC_CTRL register is set to 1b and the maximum number of available phases (based on the total number of configured phases) are turned on. Within a programmable window delay, the controller compares the current load with the three programmed DEC thresholds (all DEC H levels above the current level and all DEC L levels below the current level). No DEC L levels are checked when only 1 phase is enabled, and no DEC H levels are checked when all phases are enabled. If a DEC level transitions across a threshold and remains there for more than 50% of the programmed window period then the number of active phases will be adjusted accordingly.

Figure 18: A Change Across a DEC Threshold Level for >50% Time Duration is Necessary to Trigger Transition

If the load demand increases, all the necessary phases are turned on at the same time. However as the processor load decreases, DEC disables one phase at a time (after a programmable delay) as each DEC level is crossed. The delay comparison period is separately programmable to ensure that the load current remains at the new level long enough to justify a change in the active number of phases.

Figure 19: Normal Operation in DEC Mode

If either an undershoot in VCORE or 50% of the OCP average is detected, DEC mode is exited and the maximum number of phases is immediately reactivated. Once both of these conditions no longer exist, normal DEC operation automatically

resumes.

If PSI and DEC are both enabled, PSI# low indicates that the minimum number of DEC phases is used regardless of the current load. When PSI# is raised from low to high, all phases are used and then normal DEC operation resumes.

Figure 20: DEC Level with PSI Assertion/De-assertion

Oscillator Frequency Selection

The IDTP62000 oscillator can be programmed by an external Rosc resistor. The resistor can be calculated from the following equation:

(Eq. 3)

 $R_{OSC} = 43839 \times f_{SW}^{-1.0971}$

where f_{sw} is the switching frequency of the PWM regulator in kHz, and R_{osc} is in kΩ.

Conversely a given R_{osc} will yield a specific frequency: (Eq. 4)

 $f_{SW} = 17015 \times R_{OSC}^{-0.9114}$

Example 1: Given a required switching frequency of 250 kHz and using Equation 3 the resulting R_{osc} value is 102.6 kΩ Using Equation 4 and selecting the closest standard 1% value of 102 kΩ results in a switching frequency of 251.3 kHz.

Example 2: Given a required switching frequency of 500 kHz and using Equation 3 the resulting R_{osc} value is 47.95 kΩ Using Equation 4 and selecting the closest standard 1% value of 47.5 kΩ results in a switching frequency of 504.3 kHz.

Dynamic Voltage Change

The IDTP62000 incorporates a feature whereby the V_{CORE} voltage can be dynamically changed based on the sensed load current. It also supports the existing DFC capability of the clock generator design.

There are four DFC states available in the 9CPS4592 clock generator design. IDTP62000 has four DVC states to match the 9CPS4592. The controller compares the sensed dynamic load current of the processor and compares this sensed level with three load thresholds (DVC_LEVEL) that are register programmed through the SMBUS. As shown in Figure 17, each threshold has one value for rising currents (called "H" for high) and another for falling currents (called "L" for low), so that hysteresis can be implemented in DVC level changes. In addition, each DVC level has an associated register programmed VID code offset value.

The DVC function of IDTP62000 combined with the 9CPS4592 DFC function in a system provides a solution for system design to have optimal performance enhancement and power saving features.

Output-Voltage Offset Programming

Converter output voltage can be offset either higher or lower than the VID voltage. If a resistor is connected between the OFS pin and Vdd the IDTP62000 regulates the voltage across the resistor to 1.6 V. The resulting current is mirrored and will flow from FB pin to ground creating a positive off set in converter output voltage. If a resistor is connected between the OFS pin and ground the voltage across the resistor is regulated to 0.4V and the resulting current is mirrored into the FB pin creating a negative offset voltage. The max offset voltage in either direction is 150µA multiplied by the resistance of RFB. If the OFS pin is left floating then no offset is applied. Equations 7 and 8 describe pin programming of offset voltage. Offset voltage can also be programmed using the SMBus. This works by modifying the VID code and adjusting the under voltage and over voltage thresholds accordingly

Voffset $(+)$ = RFB x (VDD - 1.6) / ROFS (equation 7) Voffset $(-)$ = RFB x 0.4 / ROFS (equation 8)

DVC Programming

The DVC registers should only be programmed when the DVC mode is disabled i.e. when the DVC_EN bit of the DVC_CTRL register is low. By default, the DVC feature is disabled. It can be enabled by setting the DVC_EN bit to high in the DVC_CTRL register.

Sensed Load Current Thresholds and Filters

IDTP62000 has four output voltage offset values which are delineated by three pairs of sensed load current levels. Each level has user programmable upper and lower threshold level that facilitates the addition of hysteresis. The threshold levels and offsets are illustrated below. When a threshold crossing has been detected, the filter timer DVC_WIN is initiated. The current level has to stay above (or below) the threshold for at least 50% of the timer duration in order for it to be recognized as a DVC trigger event. All DVC levels are defined as a percentage of the average phase current level that triggers an over-current condition (IOCAVG), and are given by IOCAVG*(LEVEL[4:0] + 1)/32.

AMD PVI/SVI Dynamic VID Transitions

In AMD mode, D-VID can "jump" or change by more than one bit step at a time. If the new VID code is stable for 200 ns, the controller will recognize the change and begin to adjust the DAC at a rate of 3.125 mV per 1 µs until the VID and DAC are equal. This means that the total time for a change is dependant on the size of the D-VID change.

Chip Enable and Disable

Proper function of both the controller and the driver requires that the bias voltage applied at VDD, UVLO_PVCC and UVLO_VTT must reach the appropriate threshold voltages as defined in Table 1 and Table 2. The hysteresis between the rising and falling thresholds assures that once enabled, the product will not turn off unless there is a substantial drop in supply voltage bias. A recommended connection for the UVLO PVCC pin is a voltage divider on the 12 volt supply such that when UVLO PVCC goes above 0.8 V, the driver will already have been powered up. A fixed hysteresis of 65 mV is internally added such that UVLO_PVCC will not be deactivated until the level drops to 0.735 V.

Similarly, UVLO VTT uses a voltage divider on the motherboard's VTT supply such that when UVLO VTT goes above 0.8 V, the driver will already have been powered up. Hysteresis of 65 mV (typical) is again added such that UVLO_VTT will not be deactivated until the level drops to 0.735 V.

There are two means by which the controller can be reset: the internal power-on (POR) reset and the external reset pins, UVLO_PVCC and UVLO_VTT. The internal power-on reset is asserted when the device determines that VDD has reached the voltage defined in Table 2. The external UVLO_PVCC and UVLO_VTT are asserted when each pin has reached the voltage defined in Table 2. POR and both reset pins must be asserted to allow normal operation. Deasserting and then reasserting either one will cause the IDTP62000 to immediately reset and perform a soft start. For a POR reset, all CSR registers are returned to their initial, power-on condition (including fuse and OTP values). For a reset cycle caused by either UVLO PVCC or UVLO VTT (called a soft reset) the only registers that will be reset are the status registers in DEV STAT1 and DEV_STAT2. A soft reset can also be induced by writing a 1 to the SOFT_RESET CSR bit.

Initialization

During power up, the device is tolerant of any permutation of power ramping of the 5 V and 12 V supplies.

It is important to properly determine the number of phases and the appropriate VID table selection before the system starts up. This is done by appropriately connecting VID_SEL and PWM4 pins.

During internal power-on reset, the VID_SEL pin state shall determine which VID table is used. Its value is set by an external pull-up or pull-down resistor where pull-up selects the VRD11 8-bit VID table; pull-down selects the VRD10 6-bit VID table; and floating selects AMD PVI or SVI VID table.

Selection of Phase Number

The IDTP62000 determines the number of phases to be enabled by evaluating the state of the PWM4 pin at power-up. If PWM4 is pulled high, 3 phase mode is selected. If PWM4 is pulled low, 2-phase mode is selected. When used in a 4 phase configuration, an external single phase driver must be used and connected to PWM4. Leakage resistors on this driver's input must cause the PWM4 signal to float to midrail during power up. When this midrail condition is detected, 4 phase mode is selected. The external single phase driver must be powered with the same VDD that is used to power the IDTP62000. The number of phases can be changed using the PhaseN fields in DEV CTRL1[3:0] register.

The selection table is shown below:

Table 4: PWM4 Level vs. Number of Phases

Input Under Voltage and Enable/Disable

The IDTP62000 is enabled once the voltage on the VDD, UVLO_PVCC, and UVLO_VTT pins exceed their thresholds. The VDD threshold is fixed but the UVLO_PVCC and UVLO_VTT thresholds can be programmed with a resistor divider. In most applications UVLO PVCC will monitor the 12V input while UVLO VTT is used as the converter Enable input. Any sequence of 5V and 12V input supplies is acceptable.

Deassertion of VDD, UVLO_PVCC, or UVLO_VTT pins will result in converter shutdown. If VDD is deasserted all digital registers will revert to their default settings. Deassertion of either UVLO_PVCC or UVLO_VTT will reset the SMBus status registers only. Figure 21 provides a block diagram of the Input under voltage and enable functions.

Figure 21: Input Under Voltage and Enable Block Diagram

Soft-Start and SMBus Address Programming

The soft-start function of the IDTP62000 enables a smooth charge of the output capacitors in order to limit the inrush input current during startup. The soft-start function is enabled approximately 1 ms after Enable. The SS/SMBA0 pin also determines the value of the SMBus address A0 bit. Connect a resistor from the SS/SMBA0 pin to either VDD or ground. If the resistor is connected to VDD, the A0 bit is set to high. If the resistor is connected to ground, the A0 bit is set to low.

Intel Soft-Start

In Intel modes, the soft-start ramp is set by the R_{SS} resistor. The IDTP62000 regulates the voltage across the resistor to 0.8V.Output voltage first ramps to Vboot and waits for a period of time, T3, (approximately 100 µs). It then ramps to the value determined by the active VID code. Equation 9 determines soft start rate frequency of each 6.25 mV step. The range of RSS is 25 to 250 kohm.

 F_{SS} = 25x10⁶ / R_{SS} kHz (equation 9)

The complete Intel mode soft start sequence is depicted in Figure 22. The POR signal occurs when all 3 enable inputs become valid.

Figure 22: Intel Mode Soft Start

The POR signal indicated in Figure 22 represents the later of the de-assertion of VDD power on reset, the UVLO_PVCC pin and the UVLO_VTT pin.

AMD PVI/SVI Mode Soft Start

In AMD PVI/SVI mode, the reference voltage ramps directly to the value determined by the active VID code at a rate of 6.25 mV every 3.03 µs or 330 kHz.

Figure 23: AMD PVI/SVI Soft-Start Waveforms

The timings for T1, T2 and T3 are shown below:

Pre-Biased Soft Start

In order to prevent reverse inductor current when starting up into pre-charged output capacitors the IDTP62000 will not activate its low side gate drivers until the voltage on the FB pin exceeds the Error Amplifier's reference voltage.

Fault Monitoring Protection

Power Good Signal (VR_READY)

The PGOOD pin is an open drain output that should be pulled up to the system appropriate voltage with an external resistor. PGOOD indicates to the rest of the system that the voltage regulator has completed its startup cycle and that all operating parameters are within normal conditions. PGOOD is then used to transmit to the rest of the system the condition of the PWM and especially when a fault condition exists.

During shutdown and soft-start the PGOOD signal is low and will go high after the soft-start sequence completes and the output voltage is between the over-voltage and under-voltage limits (approximately 1 ms after the end of soft-start). During an under-voltage, over-voltage, over-current condition or when the controller output enable UVLO_PVCC is pulled low, PGOOD will drive low. PGOOD will also be pulled low when a no-CPU VID (or OFF) code is selected or during any reset event. During an over-voltage or over-current event, PGOOD will be latched low and will not go high until after a successful soft-start. In the case of an under-voltage condition, PGOOD will transition high when the output voltage returns to above the under-voltage threshold.

Figure 24: Power Good Function

Under Voltage Detection

The VSENSE pin provides ultra-fast under voltage detection. An under voltage event occurs when the output voltage falls below 60% of the target VID code voltage. The VID code voltage is represented by the voltage present at the VREF pin. UVD detection is blanked during a D-VID/DVC operation so as not to give false triggers. During an UVD event the PGOOD pin will be low, thus indicating that a fault condition in the system exists.

Overvoltage Detection

An overvoltage condition is defined as when the output voltage coming from the PWM is higher than the OVP level for more than 250 ns. The trip level value is dependent on which mode of operation the PWM is in. A dedicated VSENSE pin is used to enable ultra-fast response. In Intel mode, the OVP level depends on whether it's in normal running mode or if it's in the pre/post soft-start cycle.

During the boot period but prior to the soft-start cycle (before the completion of TC) the OVP trip level is set to $~1.35$ V (nominal 1.1 V $+$ 250 mV OVP OFFSET). During the time between the boot period and when PGOOD is asserted, the trip_voltage will equal the greater of the boot period trip voltage or the normal operation trip_level.

During normal operation, the OVP trip level is set to the voltage of the DAC output (VREF) plus OVP_OFFSET.

It is critical for the OVP circuitry to respond quickly and accurately to an over voltage condition. Even a small time exposure to high voltages could easily cause damage to sub-micron geometry processes such as a 32 nm CPU. If an over-voltage condition is detected (either during normal operation or during soft start) the controller will switch on all low-side power MOSFETs and switch off all the high-side MOSFETs in order to protect the load. If the OVP event occurs during normal operation executing a power cycle or performing a reset will be required to restart the controller. If the OVP event occurs during soft start and the part is in Intel mode, the OVP event will not be latched. Instead, the controller will bias the power MOSFETs as described above until the OVP condition disappears, and then will begin the soft start sequence again.

Pre-POR Overvoltage Protection

IDT® 2/3/4-PHASE PWM CONTROLLER WITH DYNAMIC VOLTAGE & FREQUENCY SCALING 29 **IDTP62000 REV E 050510**

In the event that the 12 V rail collapses during an OVP event (thus causing a POR reset to occur) the IDTP62000 will hold the low-side N-FETs in asserted state and thus the V_{CORF} will never be exposed to high voltage conditions. In the most severe case of an OVP condition, the CPU will always be protected.

Overcurrent Detection

The IDTP62000 contains two methods to protect the system from dangerous system events. The first method involves comparing the average of the sensed active phase currents with $I_{OCAVG} = 2.5$ *IREF.

If a converter over current event is detected and is present for more than 15 microseconds the IDTP62000 will turn off all the MOSFET drivers, and will de-assert the PGOOD pin. The IDTP62000 will stay in this mode for 12 ms. At the end of this fixed time, a soft-start will be attempted. If the over current condition still exists at the end of soft-start, the IDTP62000 will repeat for one more cycle by waiting for another 12 ms and re-entering soft-start again (otherwise normal operation will resume). If an OCP condition is encountered during the second attempt the IDTP62000 will latch off all the internal power MOSFET gate drivers as well as pin PWM 4 for the external MOSFET gate driver. Once in this OCP state, the PWM must be power cycled (or soft reset) in order to bring it out of latched off mode. This sequence of detection of OCP, attempts at a soft-start, and checking for another OCP is defined as a Auto Retry Mode.

The second over current protection method is cycle by cycle termination of a PWM pulse if any individual sensed phase current exceeds IOCPH = 3*IREF.

0A \mathbf{v} **OUTPUT VOLTAGE, 500mV/DIV 6ms/DIV LATCH OFF** LATCH OF**I OUTPUT CURRENTS0A/DIV**

Figure 25: Overcurrent Behavior in Auto Retry Mode

Output Voltage Setting (VID)

The IDTP62000 supports a standard 6-bit DAC for Intel VR10 with the addition of an extra LSB bit (VID6) to provide 6.25 mV steps over the range 1.6 V down to 0.83125 mV.

Intel R11.1 VID Mode Codes

IDTP62000 supports an 8-bit DAC for Intel VR11.1. Each step is 6.25 mV from 1.6 V down to 0.5 V.

Table 5: VID Mapping for Intel VR11.1 Mode

Table 6: VID for Intel VR11.1 Mode

Intel VR10 VID Codes

Table 7: VID for Intel VR10 Mode

AMD PVI/SVI 6-bit Parallel Interface

If VID1 is high when the internal POR is de-asserted, the PVI interface is selected.

The input code VID[5:0] is as follows:

Table 8: VID for AMD PVI/SVI 6-bit Mode

SVI Interface

The AMD PVI/SVI is based on the I²C standard. The maximum frequency of operation is 400 kHz. If VID1 is low when the internal POR is de-asserted, the SVI interface is selected. VID[7:4], VID[1:0] will be pulled low internally. For SVI mode, VID[3] becomes the SVC pin of the SVI and VID[2] becomes the SVD pin.

Table 9: Address and Data Byte Formats

Address Byte Format		Data Byte Format		
[6:4]	Always 110b		Ignored	
3	Reserved			
2	Ignored			
	If set then the following data byte contains the VID	[6:0]	VID[6:0]	
0	Ignored			

Subsequent data bytes, if any are ignored. The VID[6:0] codes will be interpreted as follows:

Table 10: VID Codes for AMD PVI/SVI SVI Mode

VID[6:0]	Output Voltage		
$0x7F$ to $0x7C$	OFF		
$0x7B$ to $0x5F$	0.375V		
$0x5E$ to $0x00$	$1.55 - 0.0125 * VID[6:0] V$ $(1.55 \text{ V to } 0.375 \text{ V})$		

If a valid VID code has not been received by the end of the soft start period, the device will regulate V_{CORF} to a predetermined voltage based on the connections of the SVC and SVD pins (VID[3:2]) during power-up per the AMD PVI/SVI specification as follows:

If an "OFF" code is received, then LGATE, UGATE, and PGOOD will be immediately brought low until the next valid VID code is received. At that time, the soft start sequence will begin to bring V_{CORF} to the voltage indicated by the new VID code.

Serial Interface (SIF)

The Serial Interface (SIF) is similar to an I²C communication architecture but operates at 666.7 kHz. The SIF provides the ability for the IDTP62000 to communicate information to the PC clock generator. The IDTP62000 is the master and the 9CPS4592 is the slave. The SIF is a two wire interface, serial data (SIFDAT) and serial clock (SIFCLK). The IDTP62000 master will never read from the 9CPS4592, so the SIFDAT traffic is unidirectional. To avoid contention issues between SMBus write operations and SIF read operations on a Command and Status Register (CSR) the SIF interface does not read CSRs during any SMBus is write operations. The typical system block diagram using the SIF is shown in figure 26. Figure 28 and Figure 29 are reference examples showing the relationship and interaction between the IDTP62000 and the 9CPS4592.

Figure 26: SIF Engine

Figure 27: System Block Diagram Showing SIF

Figure 28: SIF Function Concept Block Diagram Inside the IDTP62000 Chip

SIF Terminology Definitions

- **Receiver** The device which receives data from the bus
- **Master** The device which initiates a transfer, generates clock signals and terminates a transfer
- **Slave** The device or devices addressed by a master
- **SCPC** System Clock Power Console 9CPS4592 with SIF to communicate with the IDTP62000

SIF Specifications

START and STOP Conditions

The START and STOP conditions are generated by the IDTP62000 master. The bus is considered busy after the START condition. The bus is busy if a repeated START is generated.

A start condition is defined by a HIGH to LOW transition on the SIFDAT line while SIFCLK is HIGH. A STOP condition is defined as a LOW to HIGH transition on the SIFDAT line while SIFCLK is HIGH.

Data Transfer

Every byte on the SIFDAT line must be eight bits long. Each byte has to be followed by an acknowledge bit. Data bit transfer is from MSB first to LSB last. If a slave is busy and can't receive or transmit another complete byte of data, it can hold the SIFCLK LOW to force the master to wait. Data transfer continues when SIFCLK is released.

Arbitration

As the IDTP62000 is a master and the 9CPS4592 is a slave no master/master arbitration is required.

7-Bit Addresses

After the START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit, LSB, for READ/WRITE (R/W). A zero (0) in the eighth bit is a WRITE; a one (1) is a READ. A data transfer may be terminated by a STOP condition generated by the master. If the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

When an address is sent, each device in the system connected to the SIF compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave/receiver or slave/transmitter, depending on the R/W bit.

Figure 30: SIF Byte Configuration

S Start Bit

- **0** Read / Write bit
- **A** Acknowledge bit

SIF Command Set

9CPS4592 SIF address: D0h (same as its SMBus address)

Table 11: SIF Command Set

PSI Status – Command Code: 01h, Data: 00h, 01h

The IDTP62000 has a PSI# input pin which is driven by the CPU to indicate that the CPU has entered its internal power down state. There is no CSR mechanism to disable this command. On assertion of PSI#, the IDTP62000 passes this command to the 9CPS4592 with the data value of 01h. On deassertion of PSI#, the IDTP62000 resends the command with a data payload of 00h. The sending of these SIF commands coincides with the setting and resetting of the CSR bit PSI# (PSI_CTRL[6]).

DFC/DVC – Command Code: 05h, Data: 00~03h, 10~13h

The IDTP62000 sends this command anytime the DVC level changes due to crossing a new DVC threshold. If forced to a new DVC level by some other means (for example, receiving a VR_FAN alert and going to DVC00), then no DFC/DVC command is sent. There is no means for using the SIF interface to tell the 9CPS4592 if DVC mode has been turned on or off, other than passing information about the present DVC level. See Section 3.0 for more details.

OCP: Over-Current Protection – Command Code: 06h, Data: 00h, 01h

The IDTP62000 sends this command to the 9CPS4592 with a data payload of 01h immediately after an over-current shut down event has been detected. This command can be disabled by the IDTP62000 register setting (SIF_CMD_EN[3]). The command is cleared when the OCP event is cleared and PGOOD is high. The sending of these SIF commands will be entirely independent of the setting and resetting of the CSR bit OCP_ALERT.

OVP: Over-Voltage Protection – Command Code: 07h, Data: 00h, 01h

The IDTP62000 sends this command to the 9CPS4592 with a data payload of 01h immediately after an over-voltage event has been detected. This command can be disabled by the IDTP62000 register setting (SIF_CMD_EN[2]). The command is cleared when the OVP event is cleared and PGOOD is high. The sending of these SIF commands will be entirely independent of the setting and resetting of the CSR bit OVP_ALERT.

VR_HOT Alert – Command Code: 08h, Data: 00h, 01h

The IDTP62000 sends this command every time the VR_HOT status changes. The command can be disabled by IDTP62000 register setting (SIF_CMD_EN[1]). When not in DVC mode, this command is sent upon each change in VR_HOT status. The sending of these SIF commands will be entirely independent of the setting and resetting of the CSR bit VRHOT_ALERT.

VR_FAN Alert – Command Code: 09h, Data: 00h, 01h

The IDTP62000 sends this command every time the VR_FAN status changes. The command can be disabled by the SIF_CMD_EN[0] register setting. When not in DVC mode, this command is sent upon each change in VR_FAN status. The sending of these SIF commands will be entirely independent of the setting and resetting of the CSR bit VRFAN_ALERT.

Interaction of SIF commands with DVC mode

When DVC is enabled, the following table describes the impact on DVC status for each of these SIF commands:

Table 12: DVC Action in Conjunction with SIF Commands

DVC GPO Interface

If the DEV_CTRL1 fields are programmed such that GPO_EN = 1b and SIF_EN = 0b, then the SIF interface is disabled and the DVC GPO bus is enabled. The SIF_EN bit always takes priority if enabled.

The purpose of the DVC GPO bus is to provide backward compatibility for legacy ICS clock generator chips. This data bus only delivers the DVC[1:0] information to the clock generator chip via the SIFDAT and SIFCLK pins. When operating in GPO mode, these pins must never drive their output above 3.765V. One means of accomplishing this is to limit the drive for logical high outputs so that an external resistor can be used to pull the voltage on each of these pins down.

SMBus Interface

The IDTP62000 has an SMBus programming interface that is compatible with the System Management Bus (SMBus) Specification Version 2.0, dated August 3, 2000. This interface is used to program the Command and Status registers (CSR).

The designated pins are SMBDAT for data and SMBCLK for the clock. The SMBus interface in the IDTP62000 provides for slave mode operation only. The address of the 7 bit interface is either 0x78 or 0x79 where the LSB of the address is determined by detecting whether the SS/SMBA0 pin is high or low at powerup. The pin value is latched when the internal POR de-asserts so that subsequent changes to the SS/SMBA0 pin do not affect the LSB bit.

Table 13: SMBus Address Determination

Applications Information

PWM Modulation and Regulation

The IDTP62000 implements voltage mode control with trailing edge modulation. Per phase switching frequency is programmed by an external resistor connected from the ROSC pin to GND according to equations (1) and (2).

 $R_{OSC} = 1 / F_{SW}$ x 40pF (equation 1) F_{SW} = 1 / R_{OSC} x 40pF (equation 2)

The voltage mode ramp amplitude is typically 2.4V over the full switching period with duty cycle limited to 93% to ensure proper driver bootstrap operation. The error amp provides high gain, bandwidth, and slew rate using type 3 compensation. A DAC (Digital to Analog Converter) sets the error amp reference voltage and is biased to the converter remote sense ground to eliminate the need for a differential remote sense amplifier and errors factors associated with it. Converter output voltage offset and load line are implemented through bias currents flowing into the feeback resistor. Figure 32 depicts the error amplifier configuration.

Current sharing among active phases is achieved by controlling the duty cycle of each phase through a current mode feedback loop.

Figure 32: Error Amplifier Configuration

Reference Current (IREF) and Load Line Temperature Compensation Enable

To enable the IDTP62000 to accurately process current information an accurate reference current is created by placing an external 40.2kohm ±1% accurate resistor between IREF and either GND or VDD. Connecting the resistor to GND enables load line temperature compensation while connecting it to VDD disables it. The voltage across the IREF resistor is regulated to 0.8V creating a nominal 19.9µA reference current. Load line temperature compensation is useful for typical inductor current sense applications but should be disabled if a zero TC inductor DCR or precision current sense resistors are used.

Phase Current Sensing

Inductor current is sensed by connecting a series resistor and a capacitor network in parallel with the inductor and measuring the voltage across the capacitor as shown in the following figure. Usually the resistor R_{CS} and capacitor C_{CS} are chosen so that the time constant of R_{CS} x C_{CS} equals the time constant of the inductor, which is the inductance L divided by the inductor RDCR. If the two time constants match, the Voltage across C_{CS} is proportional to the current through L, and the sense circuit can be treated as if it was a sense resistor in series with the inductor. Any mismatch of the time constants does not affect the measurement of inductor DC current, but affects the AC component of the inductor current.

The IDTP62000 includes a current sense amplifier that uses feedback to inject a current out of each CSNn input pin such that its voltage is the same as the corresponding CSPn pin. Thus the voltage across the C_{CS} capacitor which represents the inductor current appears across the R_{ISENSE} resistor. The resulting ISENSE current is used to control load balancing, load line, and other functions that require accurate inductor current information. A fixed IBIAS current that is derived from the IREF current reference is added to prevent a "dead zone" when inductor current is zero or negative. This bias current is subtracted prior to subsequent processing by internal circuits. If a noise filter cap is applied from the CSN pin to ground its value should be 45pF or less to ensure stability of the current sense amplifier.

DCR-based Load Current Sensing (per phase)

The TM temperature sense pin is used to compensate for the 0.385% per degree Centigrade temperature coefficient of copper inductor windings. An ADC (analog to digital converter) converts the TIM pin voltage into a 6-bit code representing temperature every 100µs. This code is fed to a DAC (digital to analog converter) that creates an offset in the I_{SFNSF} current. The amount of offset is programmable via the SMBus interface. The LSB of the DAC is approximately 2.5°C meaning that the I_{SFNSF} signal is adjusted as temperature varies every 2.5 $^{\circ}$ C.

Overcurrent Threshold and RISENSE Resistor Selection

The hiccup over current threshold is based upon the average I_{SENSE} current generated by all the configured phases and is programmed by the value of the R_{ISENSE} resistors as described by equations 3 and 4.

IOCP_{AVG} = 2.5 x IREF = 49.75 µA if RIREF is the recommended 49.9kohm (equation 3) $R_{\text{ISENSE}} = I_{\text{OCP}}$ x DCR / (49.75µA x # of configured phases (equation 4)

For a four phase converter with DCR = 0.8 mohm and a desired overcurrent threshold of 154A; $R_{\text{ISENSF}} = 154A \times 0.8 \text{ mohm} / (49.75 \mu A \times 4) = 619 \text{ ohms}$

Load Line and R_{FB} Selection

The I_{SENSE} currents from the configured phases are processed and the average value is outputed at the DROOP pin. The droop current is derived from all the configured phases regardless of whether any are disabled due to operation in a power savings mode.Connecting the DROOP and FB pins together enables the current sourced in the DROOP pin to develop a voltage across the FB resistor and implement a load line. Use Equation 5 to select the FB resistor value.

 R_{FB} = R_{DROOP} x R_{SENSE} x # of configured phases / DCR (equation 5)

For a four phase converter with $DCR = 0.8$ mohm, $RISENSE = 619$ ohms, and load line impedance of 1.4 mohms;

 $R_{FB} = 1.4$ mohm x 619 ohm x 4 / 0.8 mohm = 4.33 kohm

IMON Load Current Signal

The I_{SFNSF} currents from the configured phases are summed, processed, and sent out to the IMON pin. Use equation 6 to select the RIMON resistor value to program the IMON gain for a particular ICCMAX. Refer to the appropriate Intel VR11.1 specification for information on ICCMAX. An appropriate CIMON capacitor should be placed in parallel with the RIMON resistor to ensure the RC time constant exceeds 300µS.

 R_{IMON} = VIMON_{MAX} x R_{ISENSE} x # of configured phases / (ICC_{MAX} x DCR) (equation 6)

For a four phase converter with DCR = 0.8 mohm, ICC_{MAX} of 120A, $R_{\text{ISENSE}} = 619$ ohms, and VIMON_{MAX} = 0.95V;

 R_{IMON} = 0.95V $*$ 619 ohms $*$ 4 / (120A x 0.8mohm) = 24.5kohm

VID Programming

The IDTP62000 supports the four VID (voltage identification) tables; Intel VR10.x, Intel VR11.x, AMD 6 bit parallel VID (PVID), and AMD 7 bit serial VID (SVID). The VID_SEL pin must be configured to select the appropriate VID table.

- **•** Connect the VID_SEL pin to ground (GND) to select VR10.x 7 bit VID
- Float the VID SEL pin or bias it to a voltage between 0.8V and 1.8V to select VR11.x 8 bit VID
- **•** Connect the VID_SEL pin to 5V (VDD) to select an AMD VID
	- If VID1 is low when the IDTP62000 is enabled 7 bit SVID mode is activated
	- If VID1 is high when the IDTP62000 is enabled 6 bit PVID mode is activated

For Intel modes the VID pins are internally biased high to 1.2V logic levels. For AMD modes the pins are internally biased low. In AMD SVI mode VID2 is the SVD input, VID3 is the SVC input, and VID [7:4] and VID [1:0] are biased low internally. In AMD SVI mode the boot voltage is determined by the SVC (VID3) and SVD (VID2) bias upon enable as follows:

The VID inputs are monitored and, if stable for 200ns, the IDTP62000 recognizes the new code and changes the internal DAC reference to the new level. In Intel modes the internal reference voltage transitions up at a fixed rate of 12.5mV per microsecond and down at 6.25mV per microsecond. In AMD mode the reference voltage transitions at a fixed rate of 3.125mV per microsecond.

Registers

Memory Map

Register Bit-Type Descriptions

The following codes are used to describe register bit types:

Device Control Registers

DEV_CTRL1 (Offset = 00h)

DEV_CTRL1[3:0] shall not directly control the DEC or PSI functions, but rather they indicate which phases may be used. However, if any of these bits are over-written then, DEC and/or PSI shall step up to the maximum allowable number of phases and then resume normal operation.

DEV_CTRL2 (Offset = 01h)

Device Status Registers

DEV_STAT1 (Offset = 02h)

These bits are cleared when read.

DEV_STAT2 (Offset = 03h)

RO indicates that the register is read only and RC indicates that the register is cleared when read.

VID Code Registers

VID_CTRL (Offset = 04h)

VID_DAC_STAT (Offset = 05h)

This register is always loaded by transferring the value from the VID_INPUT_STAT register (based on the DVID_EN field of the VID_CTRL CSR register), and indicates the VID code currently being used by the DAC. It does not include the effect of any offsets induced by enabling the VID_OFFSET_EN field in the VID_CTRL CSR register.

VID_INPUT_STAT (Offset = 06h)

This register is written by either the external VID[7:0] pins or by a CSR write, depending on the value of VID_CSR_WRITE_EN in the DEV_CTRL2 register.

UVP and OVP Registers

UVP_OVP_ADJUST (Offset = 07h).

PSI Registers

PSI_CTRL (Offset = 08h)

This register controls the behavior of the PSI function. The PSI state may be forced by setting the PSI# bit. PSI_PHASE[1:0] determines the minimum number of active phases allowed when PSI mode is active. The active phase status may be read from DEV_CTRL1.

Thermal Monitor and Temperature Compensation Registers

TM_STAT (Offset = 09h)

TEMP_OFFSET (Offset = 0Ah)

DEC Registers

DEC_CTRL (Offset = 20h)

Bit	Name	Type	Type	Default
7	DEC_EN	DEC Control. $0b = Disable$ $1b =$ Enable If FUSE DEC ENABLE = 0 , DEC is disabled regardless of DEC EN.	RM	0b
6:4	Reserved			
3:2	DEC_PHASE[1:0]	Control for minimum number of phases to be used. This also overrides PSI PHASE when in DEC mode. $00b/01b = 1$ phase $10b = 2$ phases $11b = 3$ phases	RM	01 _b
1:0	Reserved			

DEC_SS_DELAY (Offset = 21h)

DEC_WIN (Offset = 22h)

This register defines the window over which the IDTP62000 shall detect whether the load level has crossed a certain user-defined load level. The load level must stay over the threshold for at least 50% of the window period to be considered as a successful level crossing.

DEC_LEVEL1_H (Offset = 23h)

This value must be lower than DEC_LEVEL2_x if APS is enabled. It establishes the current level which must be exceeded for a transition from 1 phase to 2 phases to occur.

DEC_LEVEL1_L (Offset = 24h)

This value must be lower than DEC_LEVEL2_x if DEC is enabled. It establishes the current level which must be dropped below for a transition from 2 phases to 1 phase to occur.

DEC_LEVEL2_H (Offset = 25h)

This value must be greater than DEC_LEVEL1_x and less than DEC_LEVEL3_x if DEC is enabled. It establishes the current level which must be exceeded for a transition from 2 phases to 3 phases to occur.

DEC_LEVEL2_L (Offset = 26h)

This value must be greater than DEC_LEVEL1_x and less than DEC_LEVEL3_x if DEC is enabled. It establishes the current level which must be dropped below for a transition from 3 phases to 2 phases to occur.

DEC_LEVEL3_H (Offset = 27h)

The value must be greater than DEC_LEVEL2_x if DEC is enabled. It establishes the current level which must be exceeded for a transition from 3 phases to 4 phases to occur.

DEC_LEVEL3_L (Offset = 28h)

The value must be greater than DEC_LEVEL2_x if DEC is enabled. It establishes the current level which must be dropped below for a transition from 4 phases to 3 phases to occur.

DVC Registers

DVC_CTRL (Offset = 30h)

DVC operation shall be disabled if the DVC_EN field contains 0.

DVC_WIN (Offset = 31h)

This register defines the window over which the IDTP62000 shall detect whether the load level has crossed a certain user-defined load level. The load level must be stay over the level for at least 50% of the window period to be considered a successful level crossing.

DVC_DFC_DELAY (Offset = 32h)

DVC_SS_DELAY (Offset = 33h)

DVC00_VID_OFFSET (Offset = 34h)

Indicates the offset voltage to be added to or subtracted from the active VID code while the device is in mode DVC00. This value is also used as an offset when not in DVC mode if VID_OFFSET_EN is high.

DVC01_VID_OFFSET (Offset = 35h)

Indicates the offset voltage to be added to or subtracted from the active VID code while the device is in mode DVC01.

DVC10_VID_OFFSET (Offset = 36h)

Indicates the offset voltage to be added to or subtracted from the active VID code while the device is in mode DVC10.

DVC11_VID_OFFSET (Offset = 37h)

Indicates the offset voltage to be added to or subtracted from the active VID code while the device is in mode DVC11.

DVC_LEVEL1_H (Offset = 38h)

This value must be lower than DVC_LEVEL2_x if DVC is enabled. It establishes the current level which must be exceeded for a transition from DVC00 to DVC01 to occur.

DVC_LEVEL1_L (Offset = 39h)

This value must be lower than DVC_LEVEL2_x if DVC is enabled. It establishes the current level which must be dropped below for a transition from DVC01 to DVC00 to occur.

DVC_LEVEL2_H (Offset = 3Ah)

This value must be greater than DVC_LEVEL1_x and less than DVC_LEVEL3_x if DVC is enabled. It establishes the current level which must be exceeded for a transition from DVC01 to DVC10 to occur.

DVC_LEVEL2_L (Offset = 3Bh)

This value must be greater than DVC_LEVEL1_x and less than DVC_LEVEL3_x if DVC is enabled. It establishes the current level which must be dropped below for a transition from DVC10 to DVC01 to occur.

DVC_LEVEL3_H (Offset = 3Ch)

The value must be greater than DVC_LEVEL2_x if DVC is enabled. It establishes the current level which must be exceeded for a transition from DVC10 to DVC11 to occur.

DVC_LEVEL3_L (Offset = 3Dh)

The value must be greater than DVC_LEVEL2_x if DVC is enabled. It establishes the current level which must be dropped below for a transition from DVC11 to DVC10 to occur.

Glossary

Marking Diagram

Notes:

- 1. "LOT CODE" is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "G" denotes Pb (lead) free package, RoHS compliant.
- 4. Bottom marking: country of origin.

Package Outline and Package Dimensions (64-pin QFN)

Package dimensions are kept current with JEDEC Publication No. 95 (NOTE: For drawing clarity, all pins are not shown)

Ordering Information

"G" after the two-letter package code are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support www.idt.com/go/clockhelp

Corporate Headquarters Integrated Device Technology, Inc.

www.idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated
Device Technology, Inc. Accelerated Thinking i

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.