

FEATURES

Supports data rates from dc up to 32 Gbps Protocol and data rate agnostic Low latency (<170 ps) Integrated AGC with differential sensitivity of <50 mV Up to 20 dB programmable multiple unit interval input equalization Extended chromatic and polarization mode dispersion tolerance Programmable differential output amplitude control of up to 600 mV Single 3.3 V supply eliminating external regulators Wide temperature range from −40°C to +95°C

5 mm × 5 mm, 32-lead LFCSP package

APPLICATIONS

40 Gbps/100 Gbps DQPSK direct detection receivers Short and long reach CFP2 and QSFP+ modules CEI-28G MR and CEI-25G LR 100 GE line cards 16 Gbps and 32 Gbps Fibre Channel Infiniband 14 Gbps FDR and 28 Gbps EDR rates Signal conditioning for backplane and line cards Broadband test and measurement equipment

GENERAL DESCRIPTION

The [HMC6545 i](http://www.analog.com/hmc6545?doc=hmc6545.pdf)s a low power, high performance, fully programmable, dual-channel, asynchronous advanced linear equalizer that operates at data rates of up to 32 Gbps. The [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) is protocol and data rate agnostic, and it can operate on the transmit path to predistort a transmitted signal to invert channel distortion or on the receiver path to equalize the distorted and attenuated received signal. The [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) is effective in dealing with chromatic and polarization mode dispersion and intersymbol interference (ISI) caused by a wide variety of transmission media (backplane or fiber) and channel lengths.

The [HMC6545 c](http://www.analog.com/hmc6545?doc=hmc6545.pdf)onsists of an automatic gain control (AGC); dc offset correction circuitry; a 9-tap, 18 ps spaced feedforward equalizer (FFE); a summing node; and a linear programmable output driver. The input AGC linearly attenuates or amplifies the distorted input signal to generate a constant voltage at the

32 Gbps, Dual Channel, Advanced Linear Equalizer

Data Sheet **[HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf)**

FUNCTIONAL BLOCK DIAGRAM

input of the FFE. The 9-tap FFE is programmed via 2-wire interface to generate wide range frequency responses that are precursor or postcursor in nature for compensating signal impairments. After FFE tap coefficients are summed at the summing node, the signal is received by a linear output driver. DC offset correction circuitry is controlled either automatically or manually via Forward Error Correction (FEC).

All high speed differential inputs and outputs of th[e HMC6545 a](http://www.analog.com/hmc6545?doc=hmc6545.pdf)re current mode logic (CML) and terminated on chip with 50 Ω to the positive supply, 3.3 V, and can be dc-coupled or ac-coupled. The inputs and outputs of the [HMC6545 c](http://www.analog.com/hmc6545?doc=hmc6545.pdf)an be operated either differentially or single-ended. The low power, high performance, and feature rich [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) is packaged in a 5 mm \times 5 mm, 32-lead LFCSP package. The device uses a single 3.3 V supply, eliminating external regulators. The [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) operates over a −40°C to +95°C temperature range.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=HMC6545.pdf&product=HMC6545&rev=B)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2015-2016 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

TABLE OF CONTENTS

REVISION HISTORY

10/2015-Revision A: Initial Version

SPECIFICATIONS DC ELECTRICAL CHARACTERISTICS

Unless otherwise noted, typical values at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$.

Table 1.

AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted, typical values at Vcc = 3.3 V, TA = 25 $^{\circ}$ C.

Table 2.

¹ Additive rms jitter is calculated by *JRMS,DUT* = √((*JTESTED*)² – (*Jsource*)²).

ABSOLUTE MAXIMUM RATINGS

Table 3.

¹ See th[e Ordering Guide s](#page-22-2)ection.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

Data Sheet **HMC6545**

INTERFACE SCHEMATICS

GND 3393-002 13393-002 Figure 3. GND Interface Schematic

Figure 4. INPx, INNx Interface Schematic

Figure 5. CAGCx Interface Schematic

VCC0, VCC1 SDA/SCL 13393-006 Figure 7. SDA, SCL Interface Schematic

Figure 8. OUTPx, OUTNx Interface Schematic

Figure 9. REGSELx Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 10. Supply Current (I_{DD}) vs. Enabled Taps Over Supply Voltage

Figure 11. Supply Current (I_{DD}) vs. Enabled Taps Over Enabled Channels

Figure 12. Normalized Linearity vs. Tap Value Over Temperature, Tap 4 Value Is Varied, While Others Are Enabled with No Gain

Figure 13. Supply Current vs. Enabled Taps Over Temperature

Figure 14. Normalized Linearity vs. Tap Value Over Supply Voltage, Tap 4 Value Is Varied, While Others Are Enabled with No Gain

Figure 15. THD vs. Differential Input Amplitude Over Supply Voltage, Tap 4 Gain Is Set to +63, While Others are Enabled with No Gain

Data Sheet **HMC6545**

Figure 16. THD vs. Differential Input Amplitude Over Temperature, Tap 4 Gain Is Set to Maximum Gain, While Others Are Enabled with No Gain

Figure 17. THD vs. Predriver Gain, Tap 4 Gain Is Set to Maximum Gain, While Others Are Enabled with No Gain

Figure 18. Small Signal Gain Over Taps, for S21 Line of Each Tap, Relevant Tap Is Set to Maximum Gain While Remaining Taps Are Enabled with No Gain

Figure 19. THD vs. Differential Input Amplitude Over AGC Value, Tap 4 Gain Is Set to Maximum Gain, While Others Are Enabled with No Gain

Figure 20. Differential Output Amplitude vs. Predriver Gain Over AGC, Input Signal: Differential PRBS $2^{31} - 1$, 10 Gbps at 500 mV p-p

Figure 24. Typical Output Waveform t 28 Gbps, PRBS 231 − 1 Input Data

Figure 25. Typical Output Waveform at 10 Gbps PRBS 231 − 1 Input Data

Figure 26. Typical Output Waveform at 25.8 Gbps, PRBS 231 − 1 Input Data

Figure 27. Typical Output Waveform at 32 Gbps, PRBS 231 − 1 Input Data

THEORY OF OPERATION

The [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) advanced linear equalizer has two symmetrical channels, each containing an input AGC, a 9-tap delay chain with each delay tap connected to a variable tap amplifier, a summation node combining the outputs of the tap amplifiers, and an output driver.

INPUT RECEIVER

AGC

The [HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) has an integrated AGC that linearly amplifies/ attenuates the input signal, generating a fixed voltage swing level for further processing in the FFE delay line. An input AGC is required both to supply a well defined voltage swing level to the FFE delay line and to control the internal and external (output) voltage swings because the signal path is linear. The AGC has a sensitivity level of 40 mV p-p differential. Th[e HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) processes the input signal linearly at up to a 600 mV p-p differential input voltage level.

The AGC loop bandwidth and settling time can be changed using an external capacitor connected to the CAGC0/GND and CAGC1/GND nodes. An internal 2.5 pF capacitor at these nodes sets the default AGC settling time to 0.5 µs. The evaluation board includes 1 nF capacitors for both channels.

Internal and External Offset Correction Circuitry

The input receiver has two modes of offset correction that can be configured by changing the offset settings register via the 2-wire interface: automatic offset correction and manual offset correction (all registers in [Table 5](#page-10-3) are identical to each other).

By default, the input receiver is configured in the automatic offset correction mode, which can correct up to ±60 mV of input referred dc offset at the worst case AGC gain (maximum AGC gain with a minimum input signal level). The input referred automatic offset correction range changes depending on the AGC gain and increases up to ± 180 mV for minimum AGC gain with a maximum signal level at the input of the receiver.

Automatic offset correction loop bandwidth is externally set by a series RC network (for each channel, R1/C1 and R2/C2), and it is recommended to keep the component values as shown in the evaluation board schematic (see [Figure 35\)](#page-21-0).

For Channel 1, Array A, automatic offset correction loop can be disabled by setting Register 0x4A, Bit 6 to 0, which enables the manual offset correction (set Register 0x0A for Channel 0, Array A; Register 0x2A for Channel 0, Array B; and Register 0x6A for Channel 1, Array B; se[e Table 5\)](#page-10-3). Manual offset correction

amount can be adjusted by configuring Register 0x4A, Bits[5:0], where Register 0x4A, Bit 5 defines the sign and Bits[4:0] define the magnitude of gain (se[e Table 48\)](#page-18-0). Similar to automatic offset correction mode, manual offset correction dynamic range changes with the AGC gain with the total correction being ±60 mV for maximum AGC gain, which corresponds to about 2 mV/step (5-bit control) adjustment resolution for maximum AGC gain. For minimum AGC gain, the correction dynamic range increases to ±180 mV, and the minimum step for adjustment increases to 6 mV/step.

FFE DELAY LINE

The FFE delay line receives an input signal from the AGC (with a controlled magnitude), and this signal propagates along a delay line composed of eight delay elements, where each delay element has 18 ps nominal propagation. The delayed signals are then multiplied by programmable coefficients by the tap amplifiers and summed together. One of the taps near the center can be selected as the main tap. The taps that follow are called postcursor taps, and the taps that precede are called precursor taps.

By combining different tap values, a wide variety of filter transfer functions can be created that can, for example, compensate for the gain or phase distortion of a lossy channel or the chromatic dispersion of an optical channel.

Tap amplifier gains are controlled using the 2-wire interface with five bits of magnitude resolution with positive or negative polarity. To disable a coefficient, set the gain of the particular tap amplifier to 0 (positive gain sign, and 0 gain setting). In addition, the tap amplifier can be powered down to save power, but this may have an impact on the delay and gain of the remaining taps in the delay chain. See [Table 14](#page-14-2) t[o Table 22](#page-15-0) and [Table 38](#page-17-0) t[o Table 46](#page-18-1) for Array A tap amplifier settings for Channel 0 and Channel 1, respectively. For Array B tap amplifier settings, see [Table 26](#page-16-0) t[o Table 34](#page-16-1) and [Table 50](#page-18-2) t[o Table 58](#page-19-0) for Channel 0 and Channel 1, respectively.

Each channel has two sets of tap coefficient register arrays (Channel 0, Array A; Channel 0, Array B; Channel 1, Array A; and Channel 1, Array B) that can be configured through the 2-wire interface. Register 0x00 to Register 0x08 set the tap coefficients of Channel 0, Array A. Register 0x20 to Register 0x28 set the tap coefficients of Channel 0, Array B. Register 0x40 to Register 0x48 set the tap coefficients of Channel 1, Array A. Register 0x60 to Register 0x68 set the tap coefficients of Channel 1, Array B. The REGSEL0 and REGSEL1 pins of the device set the default register array (A or B), determining the tap coefficients of a particular channel. For example, applying REGSEL0 = 0 activates Channel 0, Array A; and REGSEL1 = 0 activates Channel 1, Array A. Applying REGSEL0 = 1 activates Channel 0, Array B; and REGSEL1 = 1 activates Channel 1, Array B.

OUTPUT DRIVER

After the tap amplifier outputs are summed, the combined signal is received by a linear output driver. The output driver consists of two stages. The first stage is a predriver stage providing controllable signal amplification (6-bit resolution) using Register 0x09 (Channel 0, Array A), Register 0x29 (Channel 0, Array B), Register 0x49 (Channel 1, Array A), and Register 0x69 (Channel 1, Array B). Similar to the tap coefficient registers, each predriver has two registers that can be selected asynchronously by the REGSEL0 and REGSEL1 pins. The register values must be configured through the 2-wire interface prior to the register selection via the REGSEL0 and REGSEL1 pins.

See [Table 7](#page-11-2) to [Table 10 f](#page-11-3)or the predriver settings for Channel 0 and Channel 1.

The final stage of the output driver is a 50 Ω CML driver stage that provides the specified linearity (according to the THD specification) up to 600 mV p-p differential output swing. The linearity degrades at higher output swings.

2-WIRE SERIAL PORT

To access all of its internal registers, th[e HMC6545 u](http://www.analog.com/hmc6545?doc=hmc6545.pdf)ses a 2-wire interface, which consists of a serial data line (SDA) and a serial clock line (SCL). Both SDA and SCL are implemented with open-drain input/output pins and are connected to a positive supply voltage via pull-up resistors.

Typically, a microcontroller, a microprocessor or a digital signal processor acts as a master, controls the bus, and has the responsibility to generate the clock signal and device addresses.

The [HMC6545 f](http://www.analog.com/hmc6545?doc=hmc6545.pdf)unctions as a slave device. The device address on th[e HMC6545 i](http://www.analog.com/hmc6545?doc=hmc6545.pdf)s 0x38 (default) and set by connecting the REGSEL0 and REGSEL1 pins to either Vcc (Logic 1) or GND (Logic 0) and by writing 1 to Register 0x80, Bit 6. If Register 0x80, Bit 6 = 0 (default), the REGSEL0 and REGSEL1 pins select Array A or Array B. If Register 0x80, Bit $6 = 1$, the REGSEL0 and REGSEL1 pins also determine the 2-wire interface device address according to [Table 6.](#page-11-4)

Table 6. 2-Wire Interface Device Address Setting

Table 7. Register 0x09—Channel 0 Predriver Settings, Array A Register

Table 8. Register 0x29—Channel 0 Predriver Settings, Array B Register

Table 9. Register 0x49—Channel 1 Predriver Settings, Array A Register

Table 10. Register 0x69—Channel 1 Predriver Settings, Array B Register

Protocol

[Table 11 l](#page-12-0)ists the definitions and conditions occurring in a 2-wire data transfer.

[Figure 28 s](#page-12-1)hows a representation of a complete communication cycle on the 2-wire interface.

The master generates a start condition to indicate the beginning of a new data transfer.

The master then starts generating clock pulses on SCL and transmits the first byte on SDA. This first byte always consists of a 7-bit slave address followed by one bit that indicates the read/ write direction (R/\overline{W}) . The device on the bus with a matching address generates an acknowledge.

The master continues generating more clock pulses on SCL and, depending on the value of the R/W bit, sends (write operation, $R/\overline{W} = 0$) or receives (read operation, $R/\overline{W} = 1$) data on SDA. In each case, the receiver must acknowledge the data sent by the transmitter. This sequence of 8-bit data followed by a 1-bit acknowledge can be repeated multiple times.

When all data communication is over for the current transfer cycle, the master indicates the end of data transfer by generating a stop condition.

Data Transfer Formats Write Cycle

In a write cycle, the master transmitter sends data to the slave receiver. The transfer direction is from master to slave and does not change (se[e Figure 29\)](#page-12-2). The master generates a start condition followed by a 7-bit slave address and by the R/\overline{W} bit set to 0. The slave with a matching address replies with an acknowledge. The master then transmits the first byte to the slave device. This first byte is an address of the internal registers of the slave. The slave device replies with an acknowledge bit. For a subsequent read cycle, the master generates a stop bit; otherwise, the master then transmits the next byte, which is a data byte to be stored in the internal slave register previously addressed. This data byte is followed by an acknowledge bit from the slave. This process can continue for multiple bytes, and the slave device increments its internal register address count as it receives subsequent bytes from the master. When all data transfer is over, the master generates a stop condition to end the cycle.

Figure 29. Write Cycle

Read Cycle

In a read cycle, the master reads from the slave immediately after the first byte. The direction of data transfer changes between master and slave (se[e Figure 32\)](#page-13-0). In this case, the R/\overline{W} bit is set to 1 to indicate that the master reads data from the slave device. The address of the internal register from which the data is to come has been previously set in a precedent write cycle; otherwise, the slave device defaults to Address 0x00. This time, the slave device transmits all the data bytes and the master replies with an acknowledge bit. For the last byte read, the master replies with a no acknowledge bit to indicate to the slave that it must stop transmitting data. The master then generates a stop condition, and the cycle ends.

2-Wire Interface Design Considerations

The [HMC6545 2](http://www.analog.com/hmc6545?doc=hmc6545.pdf)-wire interface slave interface responds to any register address or data matching its chip address even when there is no preceding start condition. A 2-wire interface communication is defined as shown i[n Figure 30.](#page-13-1)

Coincidentally, the data or register address can be the same as the chip address of another device on the same bus. However,

that other device does not respond because there is no preceding start condition.

In th[e HMC6545,](http://www.analog.com/hmc6545?doc=hmc6545.pdf) regardless of whether there is a start condition, if th[e HMC6545](http://www.analog.com/hmc6545?doc=hmc6545.pdf) sees a bit stream that corresponds to its chip address, it then responds and causes unwanted results.

There must be only on[e HMC6545 d](http://www.analog.com/hmc6545?doc=hmc6545.pdf)evice on the 2-wire interface bus; otherwise, 2-wire interface bus multiplexers can be used to isolate th[e HMC6545 d](http://www.analog.com/hmc6545?doc=hmc6545.pdf)evices. Se[e Figure 33 f](#page-13-2)or an example design.

Reset

A low strobe signal must be sent to the RST pin to reset the registers to their default values. SDA and SCL must be high in the 2-wire interface bus before and after the rising edge.

Figure 33. Multipl[e HMC6545 D](http://www.analog.com/hmc6545?doc=hmc6545.pdf)evices on 2-Wire Interface Bus

REGISTER MAP

REGISTER LIST SUMMARY AND REGISTER DESCRIPTIONS

Global Register

Global register bit order is different for read and write operations.

Table 13. Register 0x80—Global Register, Read Operation

Channel 0, Array A Register Set

Table 14. Register 0x00—Channel 0, Tap 0 Settings, Array A Register

Table 15. Register 0x01—Channel 0, Tap 1 Settings, Array A Register

Table 16. Register 0x02—Channel 0, Tap 2 Settings, Array A Register

Table 17. Register 0x03—Channel 0, Tap 3 Settings, Array A Register

Table 18. Register 0x04—Channel 0, Tap 4 Settings, Array A Register

Table 19. Register 0x05—Channel 0, Tap 5 Settings, Array A Register

Table 20. Register 0x06—Channel 0, Tap 6 Settings, Array A Register

Table 21. Register 0x07—Channel 0, Tap 7 Settings, Array A Register

Table 22. Register 0x08—Channel 0, Tap 8 Settings, Array A Register

Table 23. Register 0x09—Channel 0 Predriver Settings, Array A Register

Table 24. Register 0x0A—Channel 0 Offset Settings, Array A Register

Table 25. Register 0x0B—Channel 0 Internal AGC Amplitude, Array A Register

Channel 0, Array B Register Set

Table 26. Register 0x20—Channel 0, Tap 0 Settings, Array B Register

Table 27. Register 0x21—Channel 0, Tap 1 Settings, Array B Register

Table 28. Register 0x22—Channel 0, Tap 2 Settings, Array B Register

Table 29. Register 0x23—Channel 0, Tap 3 Settings, Array B Register

Table 30. Register 0x24—Channel 0, Tap 4 Settings, Array B Register

Table 31. Register 0x25—Channel 0, Tap 5 Settings, Array B Register

Table 32. Register 0x26, Channel 0, Tap 6 Settings, Array B Register

Table 33. Register 0x27—Channel 0, Tap 7 Settings, Array B Register

Table 34. Register 0x28—Channel 0, Tap 8 Settings, Array B Register

Table 35. Register 0x29—Channel 0 Predriver Settings, Array B Register

Table 36. Register 0x2A—Channel 0 Offset Settings, Array B Register

Table 37. Register 0x2B—Channel 0 Internal AGC Amplitude, Array B Register

Channel 1, Array A Register Set

Table 38. Register 0x40—Channel 1, Tap 0 Settings, Array A Register

Table 39. Register 0x41—Channel 1, Tap 1 Settings, Array A Register

Table 40. Register 0x42—Channel 1, Tap 2 Settings, Array A Register

Table 41. Register 0x43—Channel 1, Tap 3 Settings, Array A Register

Table 42. Register 0x44—Channel 1, Tap 4 Settings, Array A Register

Table 43. Register 0x45—Channel 1, Tap 5 Settings, Array A Register

Table 44. Register 0x46—Channel 1, Tap 6 Settings, Array A Register

Table 45. Register 0x47—Channel 1, Tap 7 Settings, Array A Register

Table 46. Register 0x48—Channel 1, Tap 8 Settings, Array A Register

Table 47. Register 0x49—Channel 1 Predriver Settings, Array A Register

Table 48. Register 0x4A—Channel 1 Offset Settings, Array A Register

Table 49. Register 0x4B—Channel 1 Internal AGC Amplitude, Array A Register

Channel 1, Array B Register Set

Table 50. Register 0x60—Channel 1, Tap 0 Settings, Array B Register

Table 51. Register 0x61—Channel 1, Tap 1 Settings, Array B Register

Table 52. Register 0x62—Channel 1, Tap 2 Settings, Array B Register

Table 53. Register 0x63—Channel 1, Tap 3 Settings, Array B Register

Table 54. Register 0x64—Channel 1, Tap 4 Settings, Array B Register

Table 55. Register 0x65—Channel 1, Tap 5 Settings, Array B Register

Table 56. Register 0x66—Channel 1, Tap 6 Settings, Array B Register

Table 57. Register 0x67—Channel 1, Tap 7 Settings, Array B Register

Table 58. Register 0x68—Channel 1, Tap 8 Settings, Array B Register

Table 59. Register 0x69—Channel 1 Predriver Settings, Array B Register

Table 60. Register 0x6A—Channel 1 Offset Settings, Array B Register

Table 61. Register 0x6B—Channel 1 Internal AGC Amplitude, Array B Register

EVALUATION PRINTED CIRCUIT BOARD (PCB)

EVALUATION KIT CONTENTS

Th[e HMC6545 e](http://www.analog.com/hmc6545?doc=hmc6545.pdf)valuation PCB kit[, EKIT01-HMC6545LP5,](http://www.analog.com/eval-hmc6545LP5?doc=hmc6545.pdf) includes the following components:

- 6-foot USB 2.0, Type A male to Type B male cable
- User software CD-ROM

The CD-ROM contains user software, an evaluation PCB schematic, and a user manual.

To order the evaluation kit, see the [Ordering Guide s](#page-22-1)ection.

HMC6545 Data Sheet

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ See th[e Absolute Maximum Ratings s](#page-4-0)ection for additional details.
² XXXX is the four-digit lot number

² XXXX is the four-digit lot number.

©2015–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13393-0-6/16(B)

www.analog.com

Rev. B | Page 23 of 23

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.