



# **ISOLATED RS-485 PROFIBUS TRANSCEIVER**

Check for Samples: ISO1176

#### **FEATURES**

- 4000-V<sub>PEAK</sub> Isolation, 560-V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2),
     IEC 61010-1, IEC 60950-1 and CSA
     Approved
- Bus-Pin ESD Protection
  - 16 kV HBM Between Bus Pins and GND2
  - 6 kV HBM Between Bus Pins and GND1
- Meets or Exceeds the Requirements of EN 50170 and TIA/EIA-485
- Signaling Rates up to 40 Mbps
- Differential Output Exceeds 2.1 V (54 Ω Load)

- Low Bus Capacitance 10 pF (MAX)
- 50 kV/µs Typical Transient Immunity
- Failsafe Receiver for Bus Open, Short, Idle
- 3.3-V Inputs are 5-V Tolerant

### **APPLICATIONS**

- Profibus
- Factory Automation
- Networked Sensors
- Motor/Motion Control
- HVA and Building Automation Networks
- Networked Security Stations

### **DESCRIPTION**


The ISO1176 is an isolated differential line transceiver designed for use in PROFIBUS applications. The device is ideal for long transmission lines since the ground loop is broken to provide for operation with a much larger common mode voltage range. The symmetrical isolation barrier of each device is tested to provide 2500 Vrms of isolation between the line transceiver and the logic level interface.

The galvanically isolated differential bus transceiver is an integrated circuit designed for bi-directional data communication on multipoint bus-transmission lines. The transceiver combines a galvanically isolated differential line driver and differential input line receiver. The driver has an active-high enable with isolated enable-state output on the ISODE pin (pin 10) to facilitate direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus allowing up to 160 nodes.

The PV pin (pin 7) is provided as a full-chip enable option. All device outputs become high impedance when a logic low is applied to the PV pin. For more information, see the function tables in the device information section.

Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. The ISO1176 can significantly reduce the risk of data corruption and damage to expensive control circuits

The device is characterized for operation over the ambient temperature range of -40°C to 85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range unless otherwise noted(1)

					VALUE	UNIT	
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	e <sup>(2)</sup>			-0.5 to 7	V	
Vo	Voltage at any	bus I/O terminal			-9 to 14	V	
VI	Voltage input		-0.5 to 7	V			
Io	Receiver outp	Receiver output current					
		Human Body Model		Bus pins to GND1	±6		
			JEDEC Standard 22, Test Method A114-C.01	Bus pins to GND2	±16		
ESD	Electrostatic			All pins	±4	kV	
LOD	discharge	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1		
		Machine model	ANSI/ESDS5.2-1996	All pins	±200	V	
TJ	Maximum jund		170	°C			

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT
.,	Logic side supply voltage, V <sub>CC1</sub> (with	respect to GND1)	3.15	5.5	1/
V <sub>CC</sub>	Bus side supply voltage, V <sub>CC2</sub> (with respect to GND2)  Voltage at either bus I/O terminal  High-level input voltage  PV, RE  D, DE  PV, RE	respect to GND2)	4.75	5.25	V
$V_{CM}$	Voltage at either bus I/O terminal	A, B	-7	12	V
\/	Lligh level input veltage	PV, RE	2	V <sub>CC1</sub>	V
V <sub>IH</sub>	High-level input voltage	D, DE	0.7 V <sub>CC1</sub>		V
.,	Law law diameter alta as	PV, RE	0	0.8	V
V <sub>IL</sub>	Low-level input voltage	D, DE		0.3 V <sub>CC1</sub>	V
$V_{ID}$	Differential input voltage	A with respect to B	-12	12	V
	Output ourrent	Driver	-70	70	A
IO	Output current	Receiver	-8	8	mA
	Input pulse width		10		ns
TJ	Operating junction temperature		-40	150	°C

# **SUPPLY CURRENT**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		3 V	DE at 0 V		4	6	
			DE at V <sub>CC1</sub> , 2 Mbps		5		mA
	Logio cido PMS cupply current		DE at V <sub>CC1</sub> , 25 Mbps		6		
I <sub>CC1</sub>	Logic side RMS supply current		DE at 0 V		7	10	
		5.5 V	DE at V <sub>CC1</sub> , 2 Mbps		8		mA
			DE at V <sub>CC1</sub> , 25 Mbps		11		

Submit Documentation Feedback

Copyright © 2008–2010, Texas Instruments Incorporated

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to the referenced network ground terminal and are peak voltage values.



# **SUPPLY CURRENT (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			DE at 0 V		15	18	
I <sub>CC2</sub>	Bus side RMS supply current	5.25 V	DE at V <sub>CC1</sub> , 2 Mbps, 54 Ω load		70		mA
			DE at V <sub>CC1</sub> , 25 Mbps, 54 Ω load		75		

# ISODE-PIN ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	Lligh level output voltage	$I_{OH} = -8 \text{ mA}$	$V_{CC2} - 0.8$	4.6	V	
	High-level output voltage	$I_{OH} = -20 \mu A$	$V_{CC2} - 0.1$	5		V
V <sub>OL</sub>	Low lovel output voltage	I <sub>OL</sub> = 8 mA	0.2	0.2	0.4	\/
	Low-level output voltage	I <sub>OL</sub> = 20 μA		0	0.1	V

# **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OD</sub>	Open-circuit differential output voltage	V <sub>A</sub> – V <sub>B</sub>  , Figure	1	1.5		$V_{CC2}$	V	
	Ota a de la tata d'Alama d'al andre de la	See Figure 2 and	Figure 6	2.1				
$ V_{OD(SS)} $	Steady-state differential output voltage magnitude	Common-mode loading with V <sub>test</sub> from -7 V to 12 V, See Figure 3		2.1			V	
ΔV <sub>OD(SS)</sub>	Change in steady-state differential output voltage between logic states	$R_L = 54 \Omega$ , See F	igure 4 andFigure 5	-0.2		0.2	V	
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage			2		3		
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	$R_L = 54 \Omega$ , See Figure 4 and Figure 5		-0.2		0.2	V	
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage				0.5			
V <sub>OD(RING)</sub>	Differential output voltage over and under shoot	See Figure 6 and Figure 10				10%	V <sub>OD(pp)</sub>	
V <sub>I(HYS)</sub>	Input voltage hysteresis	See Figure 7			150		mV	
	land to summer	D, DE at 0 V or V <sub>CC1</sub>		-10		10	^	
I <sub>I</sub>	Input current	PV <sup>(1)</sup> at 0 V or V <sub>CC1</sub>				120	μΑ	
I <sub>O(OFF)</sub>	Output current with power off	V <sub>CC</sub> ≤ 2.5 V		See R	eceiver	input		
l <sub>OZ</sub>	High impedance state output current	DE at 0 V		(	current	•		
I <sub>OS(P)</sub>	Peak short-circuit output current		$V_{OS} = -7 \text{ V to } 12 \text{ V}$	-250		250		
	Charaki, akata akant aina ita autaut aumaat	DE at V <sub>CC</sub> , See Figure 8 and	V <sub>OS</sub> = 12 V, D at GND1			135	mA	
I <sub>OS(SS)</sub>	Steady-state short-circuit output current	Figure 9	$V_{OS} = -7 \text{ V, D at}$ $V_{CC1}$	-135				
C <sub>OD</sub>	Differential output capacitance			See F	Receiver	C <sub>IN</sub>		
CMTI	Common-mode transient immunity	See Figure 20		25			kV/μs	

<sup>(1)</sup> The PV pin has a 50  $k\Omega$  pull-up resistor and leakage current depends on supply voltage.

Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback



# **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay time	V <sub>CC1</sub> at 5 V				35	ns
t <sub>sk(p)</sub>	Pulse skew ( $ t_{p HL} - t_{pLH} $ )	V <sub>CC2</sub> at 5 V			2	5	ns
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay time	V <sub>CC1</sub> at 3.3 V	See Figure 10			40	ns
t <sub>sk(p)</sub>	Pulse skew ( $ t_{p HL} - t_{p LH} $ )	V <sub>CC2</sub> at 5 V	See Figure 10		2	5	ns
t <sub>r</sub>	Differential output signal rise time			2	3	7.5	ns
t <sub>f</sub>	Differential output signal fall time		2	3	7.5	ns	
t <sub>pDE</sub>	DE to ISODE prop delay	See Figure 14			30	ns	
$t_{t(MLH)}, t_{t(MHL)}$	Output transition skew		See Figure 11			1	ns
$\begin{array}{c} t_{p(AZH)}, \ t_{p(BZH)} \\ t_{p(AZL)}, \ t_{p(BZL)} \end{array}$	Propagation delay time, high-impedance-t	o-active output	_ C <sub>L</sub> = 50 pF,			80	ns
$t_{p(AHZ)}, t_{p(BHZ)}$ $t_{p(ALZ)}, t_{p(BLZ)}$	Propagation delay time, active-to- high-im	pedance output	RE at 0 V, See Figure 12 and			80	ns
$\begin{aligned}  t_{p(AZL)} - t_{p(BZH)}  \\  t_{p(AZH)} - t_{p(BZL)}  \end{aligned}$	Enable skew time		Figure 13		0.55	1.5	ns
t <sub>(CFB)</sub>	Time from application of short-circuit to current foldback		See Figure 9		0.5		μS
t <sub>(TSD)</sub>	Time from application of short-circuit to thermal shutdown		T <sub>A</sub> = 25°C, See Figure 9	100			μS

# RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMET	TER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT(+)</sub>	Positive-going differential i	input voltage threshold	SeeFigure 15	I <sub>O</sub> = -8 mA		-80	-10	mV
V <sub>IT(-)</sub>	Negative-going differential	input voltage threshold	Seerigure 15	I <sub>O</sub> = 8 mA	-200	-120		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> -	V <sub>IT-</sub> )		•		40		mV
	I link lavel averes values		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 mA	V <sub>CC1</sub> -0.4	3		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC1</sub> at 3.3 V and V <sub>CC2</sub> at	See Figure 15	I <sub>O H</sub> = -20 μA	V <sub>CC1</sub> -0.1	3.3		V
\/	Laur laural autaut valtaga	5 V	$V_{ID} = -200 \text{ mV},$	I <sub>O L</sub> = 8 mA		0.2	0.4	V
$V_{OL}$	Low-level output voltage		See Figure 15	I <sub>OL</sub> = 20 μA		0	0.1	
\/	High-level output voltage		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 mA	V <sub>CC1</sub> -0.8	4.6		V
V <sub>OH</sub>	nigri-ievei output voitage	V <sub>CC1</sub> at 5 V and V <sub>CC2</sub> at 5	See Figure 15	I <sub>O H</sub> = -20 μA	V <sub>CC1</sub> -0.1	5		٧
V Low love	Laur laural autaut valtaga	$V_{\rm in} = -200 \mathrm{mV}$	$V_{ID} = -200 \text{ mV},$	I <sub>O L</sub> = 8 mA		0.2	0.4 V	
V <sub>OL</sub>	Low-level output voltage		See Figure 15	I <sub>OL</sub> = -20 μA		0	0.1	٧
I <sub>A</sub> , I <sub>B</sub>		•	V 7.V or 12.V	V <sub>CC</sub> = 4.75 V or 5.25 V				
I <sub>A(OFF)</sub> I <sub>B(OFF)</sub>	Bus pin input current		$V_1 = -7 \text{ V or } 12 \text{ V},$ Other input = 0 V	V <sub>CC2</sub> = 0 V	-160		200	μА
l <sub>l</sub>	Receiver enable input curr	ent	RE = 0 V	·	-50		50	μА
l <sub>oz</sub>	High-impedance state outp	out current	RE = V <sub>CC1</sub>		-1		1	μА
R <sub>ID</sub>	Differential input resistance	е	A, B		48			kΩ
C <sub>ID</sub> Differential input capacitance		Test input signal is a 1.5 MHz sine wave with 1 $V_{pp}$ amplitude , $C_D$ is measured across A and B			7	10	pF	
C <sub>MR</sub>	Common mode rejection		See Figure 19			4		V

Submit Documentation Feedback



# RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN T	ΥP	MAX	UNIT
t <sub>pLH</sub> , t <sub>pHL</sub>	Propagation delay time	\\				50	no
t <sub>sk(p)</sub>	Pulse skew ( $ t_{p HL} - t_{pLH} $ )	V <sub>CC1</sub> at 5 V, V <sub>CC2</sub> at 5 V			2	5	ns
$t_{pLH}, t_{pHL}$	Propagation delay time	V -+ 2 2 V V -+ 5 V	Can Figure 40			55	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>p HL</sub> - t <sub>p LH</sub>  )	V <sub>CC1</sub> at 3.3 V, V <sub>CC2</sub> at 5 V	See Figure 16		2	5	ns
t <sub>r</sub>	Output signal rise time			2	4		
t <sub>f</sub>	Output signal fall time				2	4	ns
t <sub>pZH</sub>	Propagation delay time, high-im	pedance-to-high-level output	DE at V <sub>CC1</sub> ,		13	25	
t <sub>pHZ</sub>	Propagation delay time, high-lev	See Figure 17		13	25	ns	
t <sub>pZL</sub>	Propagation delay time, high-im	DE at V <sub>CC</sub> ,		13	25	20	
$t_{pLZ}$	Propagation delay time, low-leve	el-to-high-impedance output	See Figure 18		13	25	ns

# PARAMETER MEASUREMENT INFORMATION




Figure 1. Open Circuit Voltage Test Circuit




Figure 2.  $V_{\rm OD}$  Test Circuit






Figure 3. Driver  $V_{\text{OD}}$  with Common-mode Loading Test Circuit




Figure 4. Driver  $V_{\text{OD}}$  and  $V_{\text{OC}}$  Without Common-Mode Loading Test Circuit




Figure 5. Steady-State Output Voltage Test Circuit and Voltage Waveforms






Figure 6.  $V_{\text{OD(RING)}}$  Waveform and Definitions




Figure 7. Input Voltage Hysteresis Test Circuit




Figure 8. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time t=0)






Figure 9. I<sub>OS(SS)</sub> Steady State Short Circuit Output Current Test Circuit




Figure 10. Driver Switching Test Circuit and Waveforms




Figure 11. Driver Output Transition Skew Test Circuit and Waveforms




Figure 12. Driver Enable/Disable Test, D at Logic Low Test Circuit and Waveforms






Figure 13. Driver Enable/Disable Test, D at Logic High Test Circuit and Waveforms




Figure 14. DE to ISODE Prop Delay Test Circuit and Waveforms




Figure 15. Receiver DC Parameter Definitions




Figure 16. Receiver Switching Test Circuit and Waveforms






Figure 17. Receiver Enable Test Circuit and Waveforms, Data Output High




Figure 18. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 19. Common-Mode Rejection Test Circuit






Figure 20. Common-Mode Transient Immunity Test Circuit



15

20

# **TYPICAL CHARACTERISTICS**

0

0

# DIFFERENTIAL OUTPUT VOLTAGE vs




Figure 21.

### SIGNALING RATE 100 No Load 90 T<sub>A</sub> = 25°C $I_{CC2}$ 80 70 I<sub>CC</sub> - Supply Current - mA 60 50 40 5 V V<sub>CC1</sub> 30 3.3 V V<sub>CC1</sub> 20 I<sub>CC1</sub> 10

**RMS SUPPLY CURRENT** 

Figure 22.


10

Signalling Rate - Mbps

5

### **DRIVER OUTPUT TRANSITION SKEW**

### FREE-AIR TEMPERATURE



# DRIVER RISE, FALL TIME

### FREE-AIR TEMPERATURE





Figure 24.



# **TYPICAL CHARACTERISTICS (continued)**



HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT





Figure 25.

LOW-LEVEL OUTPUT VOLTAGE





# **DEVICE INFORMATION**

#### DW PACKAGE (TOP VIEW) V<sub>CC1</sub> **I** 1 ● 16 U V<sub>CC2</sub> GND 1 1 2 15 **II** GND 2 R**Ⅲ** 3 14 🗖 NC RE II 4 13 🗖 B 12 🔟 A DE 🔲 5 D**Ⅲ** 6 11 III NC PV **□** 7 10 III ISODE 9 🔟 GND 2 GND 1 **□** 8

# PACKAGE PIN FUNCTION DESCRIPTION

NAME	PIN NO.	FUNCTION
Vcc1	1	logic side power supply
GND1	2, 8	logic side ground, internally connected
R	3	receiver output
RE	4	receiver logic-low enable
DE	5	driver logic-high enable input
D	6	driver input
PV	7	ISO1176 chip enable, logic high applied immediately after power-up for device operation. A logic low 3-states all outputs.
GND2	9, 15	bus side ground, internally connected
ISODE	10	bus-side driver enable output
nc	11, 14	not connected internally, may be left floating
Α	12	non-inverting bus output
В	13	inverting bus output
Vcc2	16	bus side power supply

Submit Documentation Feedback



# **DRIVER FUNCTION TABLE**


V <sub>CC1</sub>	V <sub>CC2</sub>	POWER	INPUT	ENABLE	ENABLE	OUTI	PUTS
		(PV) (ISO1176)	(D)	INPUT (DE)	OUTPUT (ISODE)	Α	В
PU	PU	H or open	Н	Н	Н	Н	L
PU	PU	H or open	L	Н	Н	L	Н
PU	PU	H or open	Χ	L	L	Z	Z
PU	PU	H or open	Χ	open	L	Z	Z
PU	PU	H or open	open	Н	Н	Н	L
PD	PU	Х	Х	Х	L	Z	Z
PU	PD	Х	Х	Х	L	Z	Z
PD	PD	Х	Х	Х	L	Z	Z
Х	Х	L	Х	Х	L	Z	Z
H = high lev	el. L= low leve	el. X = don't ca	are. $Z = \text{high i}$	mpedance (of	ff). ? = indetermina	te	

# **RECEIVER FUNCTION TABLE**


V <sub>CC1</sub>	V <sub>CC2</sub>	POWER VALID (PV) (ISO1176)	DIFFERENTIAL INPUT V <sub>ID</sub> = (V <sub>A</sub> - V <sub>B</sub> )	ENABLE (RE)	OUTPUT ®)
PU	PU	H or open	-0.01 V ≤ V <sub>ID</sub>	V <sub>ID</sub> L	
PU	PU	H or open	-0.2 V < V <sub>ID</sub> < -0.01 V	L	?
PU	PU	H or open	V <sub>ID</sub> ≤ -0.2 V L		L
PU	PU	H or open	Х		Z
PU	PU	H or open	X open		Z
PU	PU	H or open	Open circuit	L	Н
PU	PU	H or open	Short Circuit	L	Н
PU	PU	H or open	Idle (terminated) bus	L	Н
PD	PU	X	X	Х	Z
PU	PD	H or open	X	L	Н
PD	PD	X	X	Х	Z
Х	Х	L	X	Х	Z
H = high level, L=	low level, X = dor	't care, Z = high impedance	(off), ? = indeterminate		



# **EQUIVALENT CIRCUIT SCHEMATICS**







### **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A Failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Is	Safety input, output, or supply current	DW-16	$\theta_{JA} = 212$ °C/W, $V_I = 5.5$ V, $T_J = 170$ °C, $T_A = 25$ °C			128	mA
T <sub>S</sub>	Maximum case temperature	DW-16				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



### THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\theta_{\sf JA}$	lunction to air	Low-K thermal resistance <sup>(1)</sup>		168		0000
	Junction-to-air	High-K board <sup>(1)</sup>		96.1		°C/W
$\theta_{JB}$	Junction-to-board thermal resistance			61		°C/W
$\theta_{\text{JC}}$	Junction-to-case thermal resistance			48		°C/W
P <sub>D</sub>	Device power dissipation	$V_{CC1} = V_{CC2} = 5.25 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 20 MHz 50% duty cycle square wave			220	mW

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.




Figure 28. DW-16  $\theta_{\text{JC}}$  Thermal Derating Curve per IEC 60747-5-2

#### PACKAGE CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8.34			mm
L(102)	Minimum external tracking (Creepage) <sup>(1)</sup>	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥175			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, V <sub>IO</sub> = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	V <sub>I</sub> = 0.4 sin (4E6πt)		2		pF
Cı	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		2		pF

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Submit Documentation Feedback

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.



# **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40014131	File Number: 1698195	File Number: E181974

<sup>(1)</sup> Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

# **IEC 60554-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
	Rated mains voltage < 150 VRMS	I-IV
Installation classification	Rated mains voltage < 300 VRMS	I-III
	Rated mains voltage < 400 VRMS	I-II

# **IEC 60747-5-2 INSULATION CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
$V_{IORM}$	Maximum working insulation voltage		560	V
$V_{PR}$	Input to output test voltage	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100% Production test with t = 1 s, Partial discharge <5 pC	1050	٧
$V_{IOTM}$	Transient overvoltage	t = 60 s	4000	V
R <sub>S</sub>	Insulation resistance	$V_{IO} = 500 \text{ V at T}_{S}$	>10 <sup>9</sup>	Ω
	Pollution degree		2	



#### APPLICATION INFORMATION

### **Transient Voltages**

Isolating of a circuit insulates it from other circuits and earth, so that noise voltage develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation. The transient ratings of the ISO1176 standard are sufficient for all but the most severe installations. However, some equipment manufacturers use ESD generators to test equipment transient susceptibility. This practice can exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but high-voltage transients.

Figure 29 models the ISO1176 bus IO connected to a noise generator.  $C_{IN}$  and  $R_{IN}$  is the device, and any other stray or added capacitance or resistance across the A or B pin to GND2.  $C_{ISO}$  and  $R_{ISO}$  is the capacitance and resistance between GND1 and GND2 of the ISO1176, plus those of any other insulation (transformer, etc.). Stray inductance is assumed to be negligible.

From this model, the voltage at the isolated bus return is

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$$
 (1)

and is always less than 16 V from  $V_N$ . If the ISO1176 is tested as a stand-alone device,

- $R_{IN} = 6 \times 10^4 \Omega$ ,
- $C_{IN} = 16 \times 10^{-12} \text{ F}$
- $R_{ISO} = 10^9 \Omega$  and
- $C_{ISO} = 10^{-12} \text{ F.}$

Notice from Figure 29 that the resistor ratio determines the voltage ratio at low frequencies, and that the inverse capacitance ratio determines the voltage ration at high frequencies. In the stand-alone case and for low frequencies,

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6x10^4}$$
 (2)

or essentially all of the noise appears across the barrier.

At high frequencies,

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$
(3)

and 94% of  $V_N$  appears across the barrier. As long as  $R_{\rm ISO}$  is greater than  $R_{\rm IN}$  and  $C_{\rm ISO}$  is less than  $C_{\rm IN}$ , most of the transient noise appears across the isolation barrier, as it should.




Figure 29. Device Model For Static Discharge Testing

Using ESD generators to test equipment transient susceptibility, or considering product claims of ESD ratings above the barrier transient ratings of an isolated interface is not recommended. ESD is best managed through recessing or covering connector pins in a conductive connector shell, and by proper installer training.

20



# **ISO1176 "Sticky Bit" Issue (Under Certain Conditions)**


Summary: In applications with sufficient differential noise on the bus, the output of the ISO1176 receiver may "stick" at an incorrect state for up to 30  $\mu$ s.

Description: The ISO1176 isolated Profibus (RS-485) transceiver is rated for signaling up to 40 Mbps on twisted-pair bus lines. The receiver thresholds comply with RS-485 and Profibus specifications; an input differential voltage  $V_{ID} = V_A - V_B > 200$  mV causes a logic High on the R output, and  $V_{ID} < -200$  mV causes a logic Low on the R output. To assure a known receiver output when the bus is shorted or idle, the upper threshold is set below zero, such that  $V_{ID} = 0$  mV causes a logic High on the R output. The data sheet specifies a typical upper threshold ( $V_{IT-}$ ) of -80 mV and a typical lower threshold ( $V_{IT-}$ ) of -120 mV.

At a signaling rate of 40 Mbps, each valid data bit has a duration of 25 ns. At typical Profibus signaling rates of 12 Mbps or lower, each valid data bit has a duration of 83 ns or more. The ISO1176 correctly sets the R output for each of these valid data bits.

In applications with a high degree of differential noise on the bus lines, it is possible to get short periods when an invalid bus voltage triggers a change in state of the internal receiver circuits. An issue with the digital isolation channel in the ISO1176 may cause the invalid receiver state to "stick" rather than immediately transition back to the correct state. The receiver output will always transition to the correct state, but may stick in the incorrect state for up to  $30~\mu s$ . This can cause a temporary loss of data.

Figure 30 shows two cases which could result in temporary loss of data.





# **REVISION HISTORY**

Changes from Original (March 2008) to Revision A	Page
Added the Bus-Pin ESD Protection bullet and sub bullets to the Features List	1
Added 3.3-V Inputs are 5-V Tolerant to the Features List	1
Added Bus pins to GND1 and Bus pins to GND2 to the ESD information of the Abs Max Ratings table	
Added the APPLICATION INFORMATION section	
Changes from Revision A (May 2008) to Revision B	Page
Changed L(IO1), Minimum air gap (Clearance) in the PACKAGE CHARACTERISTICS table From: MIN = 7.7mm     To: 8.34mm.	18
Changes from Revision B (June 2008) to Revision C	Page
<ul> <li>Changed the text in the second paragraph of the DESCRIPTON From: whenever the driver is disabled or V<sub>CC2</sub> = 0</li> <li>To: allowing up to 160 nodes.</li> </ul>	1
Changes from Revision C (October 2008) to Revision D	Page
Added 560-Vpeak V <sub>IORM</sub> to the first Features List	1
Added UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2), to the Features List	1
Added Input pulse width MIN = 10 ns to the RECOMMENDED OPERATING CONDITIONS table	2
Added the CSA column to the Regulatory Information table	
Changed the ISO1176 "Sticky Bit" Issue section	





24-.lan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
ISO1176DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176	Samples
ISO1176DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176	Samples
ISO1176DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176	Samples
ISO1176DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO1176	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






24-Jan-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1176DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1176DWR	SOIC	DW	16	2000	367.0	367.0	38.0

DW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

### Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.