

64Kbit and 32Kbit Serial I²C Bus EEPROM

FEATURES SUMMARY

- Two-Wire I²C Serial Interface Supports 400kHz Protocol
- Single Supply Voltage:
 - 4.5 to 5.5V for M24Cxx
 - 2.5 to 5.5V for M24Cxx-W
 - 1.8 to 5.5V for M24Cxx-R
- Write Control Input
- BYTE and PAGE WRITE (up to 32 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Protection
- More than 1 Million Erase/Write Cycles
- More than 40-Year Data Retention



Table 1. Product List

Reference	Part Number
	M24C64
M24C64	M24C64-W
	M24C64-R
	M24C32
M24C32	M24C32-W
	M24C32-R

TABLE OF CONTENTS

Table 1. Product List. 1 Figure 1. Packages. 1 SUMMARY DESCRIPTION. 4 Figure 2. Logic Diagram 4 Table 2. Signal Names 4 Power On Reset: VCC Lock-Out Write Protect. 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL). 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 8 Memory Addressing 8 Table 6. Operating Modes 8 Fable 6. Operating Modes 8 Fable 6. Operating Modes 8 Fable 6. Operating Modes 9 Page Write 9 Page Write 9 <th>FEATURES SUMMARY1</th>	FEATURES SUMMARY1
SUMMAY DESCRIPTION. 4 Figure 2. Logic Diagram 4 Table 2. Signal Names 4 Power On Reset: VCC Lock-Out Write Protect. 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WCO) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 5. Least Significant Byte 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Start Condition 8 Start Condition 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Page Write 9 Page Write 9 Page Write 9	Table 1. Product List 1
Figure 2. Logic Diagram 4 Table 2. Signal Names 4 Power On Reset: VCC Lock-Out Write Protect 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WCC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Machowledge Bit (ACK) 8 Mata Input. 8 Matheward Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10	Figure 1. Packages1
Figure 2. Logic Diagram 4 Table 2. Signal Names 4 Power On Reset: VCC Lock-Out Write Protect 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WCC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition. 8 Machowledge Bit (ACK) 8 Matheway Addressing 8 Table 6. Operating Modes 8 Table 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10 Figure 7. Write Mode Sequences with WC=0 (data write enable	
Table 2. Signal Names 4 Power On Reset: VCC Lock-Out Write Protect. 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 6. Block Diagram 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Mathematics 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 9 Page Write 9 Page Write Oycle Polling Flowchart using ACK 11 <	
Power On Reset: VCC Lock-Out Write Protect. 4 Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 7 Figure 6. Block Diagram 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Page Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 8. Write Mode Sequenc	Figure 2. Logic Diagram
Figure 3. DIP, SO, TSSOP and UFDFPN Connections 4 SIGNAL DESCRIPTION 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Start Condition 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 10. Read Mode Sequences 12 Read Operations 12 Read Operations 12 Read Operations 12 <td>0</td>	0
SIGNAL DESCRIPTION 5 Serial Clock (SCL) 5 Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 5. Least Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Stop Condition 8 Acknowledge Bit (ACK) 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 9 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 8. Write Mode Sequences 12 Read Operations	
Serial Clock (SCL)5Serial Data (SDA)5Chip Enable (E0, E1, E2)5Write Control (WC)5Figure 4. Maximum R_L value versus Bus Capacitance (C_{BUS}) for an I^2C BusSigure 5. I^2C Bus Protocol6Table 3. Device Select Code6Table 4. Most Significant Byte6Table 5. Least Significant Byte6Table 6. Block Diagram7Figure 6. Block Diagram7DEVICE OPERATION8Start Condition8Start Condition8Data Input8Memory Addressing8Table 6. Operating Modes8Figure 7. Write Mode Sequences with $\overline{WC}=1$ (data write inhibited)9Write Operations9Byte Write9Byte Write9Read Operations10Figure 9. Write Cycle Polling Flowchart using ACK11Minimizing System Delays by Polling On ACK11Figure 10. Read Mode Sequences12Read Operations12Read Operations12Read Operations12Read Operations12	Figure 3. DIP, SO, TSSOP and UFDFPN Connections4
Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code. 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 5. Least Significant Byte 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Start Condition 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10. Read Mode Sequences 12 Random Address Read 12	SIGNAL DESCRIPTION
Serial Data (SDA) 5 Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum RL Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code. 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 5. Least Significant Byte 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Start Condition 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 10. Read Mode Sequences 12 Read Operations 12 Random Address Read 12	Serial Clock (SCL)
Chip Enable (E0, E1, E2) 5 Write Control (WC) 5 Figure 4. Maximum R _L Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 6. Block Diagram 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition. 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Mode Sequences 12 Read Operations 12 Read Operations 12	
Write Control (WC) 5 Figure 4. Maximum R _L Value versus Bus Capacitance (C _{BUS}) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 Table 5. Least Significant Byte 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition. 8 Start Condition. 8 Acknowledge Bit (ACK) 8 Data Input. 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10 Figure 9. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Mode Sequences 12 Read Operations 12 Read Operations 12	
Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I ² C Bus 5 Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Start Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 9. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 10. Read Mode Sequences 12 Read Operations 12 Read Operations 12 Random Address Read 12	
Figure 5. I ² C Bus Protocol 6 Table 3. Device Select Code 6 Table 4. Most Significant Byte 6 Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition. 8 Stop Condition. 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes. Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Byte Write 9 Page Write 9 Page Write 9 Page Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Figure 10. 10 Figure 8. 11 Minimizing System Delays by Polling On ACK. 11 11 Figure 10. 12 Read Operations 12 Read Operations <td></td>	
Table 3. Device Select Code6Table 4. Most Significant Byte6Table 5. Least Significant Byte6MEMORY ORGANIZATION7Figure 6. Block Diagram7DEVICE OPERATION8Start Condition8Stop Condition8Acknowledge Bit (ACK)8Data Input8Memory Addressing8Table 6. Operating Modes8Figure 7. Write Mode Sequences with $WC=1$ (data write inhibited)9Write Operations9Byte Write9Page Write10Figure 8. Write Mode Sequences with $WC=0$ (data write enabled)10Figure 9. Write Cycle Polling Flowchart using ACK11Minimizing System Delays by Polling On ACK.11Figure 10.Read Mode Sequences12Read Operations12Random Address Read.12	
Table 4. Most Significant Byte6Table 5. Least Significant Byte6MEMORY ORGANIZATION7Figure 6. Block Diagram7DEVICE OPERATION8Start Condition8Stop Condition8Acknowledge Bit (ACK)8Data Input8Memory Addressing8Table 6. Operating Modes8Figure 7. Write Mode Sequences with $WC=1$ (data write inhibited)9Write Operations9Byte Write9Page Write9Page Write10Figure 8. Write Mode Sequences with $WC=0$ (data write enabled)10Figure 9. Write Cycle Polling Flowchart using ACK11Minimizing System Delays by Polling On ACK11Read Operations12Read Operations12Random Address Read12	
Table 5. Least Significant Byte 6 MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Stop Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences. 12 Read Operations 12	
MEMORY ORGANIZATION 7 Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition. 8 Stop Condition. 8 Acknowledge Bit (ACK) 8 Data Input. 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Random Address Read. 12	• ,
Figure 6. Block Diagram 7 DEVICE OPERATION 8 Start Condition 8 Stop Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Read Operations 12	
DEVICE OPERATION 8 Start Condition 8 Stop Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences. 12 Read Operations 12	MEMORY ORGANIZATION
Start Condition. 8 Stop Condition. 8 Acknowledge Bit (ACK) 8 Data Input. 8 Memory Addressing 8 Table 6. Operating Modes. 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Read Operations 12	Figure 6. Block Diagram
Stop Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	DEVICE OPERATION
Stop Condition 8 Acknowledge Bit (ACK) 8 Data Input 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	Start Condition
Acknowledge Bit (ACK) 8 Data Input. 8 Memory Addressing 8 Table 6. Operating Modes 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 9 Pigure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	
Data Input. 8 Memory Addressing 8 Table 6. Operating Modes. 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences. 12 Read Operations 12 Random Address Read. 12	•
Memory Addressing 8 Table 6. Operating Modes. 8 Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write. 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences. 12 Read Operations 12 Random Address Read. 12	• • •
Table 6. Operating Modes.8Figure 7. Write Mode Sequences with WC=1 (data write inhibited)9Write Operations9Byte Write9Page Write9Figure 8. Write Mode Sequences with WC=0 (data write enabled)10Figure 9. Write Cycle Polling Flowchart using ACK11Minimizing System Delays by Polling On ACK11Figure 10.Read Mode Sequences12Read Operations12Random Address Read12	•
Figure 7. Write Mode Sequences with WC=1 (data write inhibited) 9 Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	
Write Operations 9 Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	
Byte Write 9 Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	
Page Write 10 Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	•
Figure 8. Write Mode Sequences with WC=0 (data write enabled) 10 Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	•
Figure 9. Write Cycle Polling Flowchart using ACK 11 Minimizing System Delays by Polling On ACK 11 Figure 10.Read Mode Sequences 12 Read Operations 12 Random Address Read 12	
Minimizing System Delays by Polling On ACK. 11 Figure 10.Read Mode Sequences. 12 Read Operations 12 Random Address Read. 12	
Figure 10.Read Mode Sequences. 12 Read Operations 12 Random Address Read 12	
Read Operations 12 Random Address Read 12	
Random Address Read	5
	•
Current Address Read	Current Address Read
Sequential Read	

Acknowledge in Read Mode13
INITIAL DELIVERY STATE13
MAXIMUM RATING
Table 7. Absolute Maximum Ratings14
DC AND AC PARAMETERS
Table 8. Operating Conditions (M24Cxx-6)15Table 9. Operating Conditions (M24Cxx-W)15Table 10. Operating Conditions (M24Cxx-R)15Table 11. AC Measurement Conditions16Figure 11.AC Measurement I/O Waveform16Table 12. Input Parameters16Table 13. DC Characteristics (M24Cxx ⁽¹⁾ , M24Cxx-W6 and M24Cxx-W3)16Table 14. DC Characteristics (M24Cxx-W6 and M24Cxx-W3)17Table 15. DC Characteristics (M24Cxx-R)17Table 16. AC Characteristics (M24Cxx-R)17Table 17. AC Characteristics (M24Cxx-R)18Figure 12.AC Waveforms19
PACKAGE MECHANICAL
Figure 13.PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline 20 Table 18. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data 20 Figure 14.SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline 21 Table 19. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data 21 Figure 15.TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline 22 Table 20. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data 22
Figure 16.UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm 23 Table 21. UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm, Package Mechanical Data
PART NUMBERING
Table 22. Ordering Information Scheme 24
REVISION HISTORY

SUMMARY DESCRIPTION

These I^2 C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 8192 x 8 bits (M24C64) and 4096 x 8 bits (M24C32).

Figure 2. Logic Diagram



 I^2C uses a two-wire serial interface, comprising a bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I^2C bus definition.

The device behaves as a slave in the I^2C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition <u>is followed by</u> a Device Select Code and Read/Write bit (RW) (as described in Table 3.), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Table 2. Signal Names

E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
V _{SS}	Ground

Power On Reset: V_{CC} Lock-Out Write Protect

In order to prevent data corruption and inadvertent Write operations during Power-up, a Power On Reset (POR) circuit is included. At Power-up, the internal reset is held active until V_{CC} has reached the Power On Reset (POR) threshold voltage, and all operations are disabled – the device will not respond to any command. In the same way, when V_{CC} drops from the operating voltage, below the Power On Reset (POR) threshold voltage, all operations are disabled and the device will not respond to any command.

A stable and valid V_{CC} (as defined in Table 9. and Table 10.) must be applied before applying any logic signal.

Figure 3. DIP, SO, TSSOP and UFDFPN Connections



sions, and how to identify pin-1.

έτ/

SIGNAL DESCRIPTION

Serial Clock (SCL). This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

Serial Data (SDA). This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated).

Chip Enable (E0, E1, E2). These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit Device Select Code. These inputs must be tied to V_{CC} or V_{SS} , to establish the Device Select Code.

Write Control (WC). This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven High. When unconnected, the signal is internally read as V_{IL} , and Write operations are allowed.

When Write Control (\overline{WC}) is driven High, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.



Figure 4. Maximum R_L Value versus Bus Capacitance (C_{BUS}) for an I²C Bus

Figure 5. I²C Bus Protocol



Table 3. Device Select Code

		Device Type	e Identifier ¹		Chip	Enable Add	ress ²	RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first.2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 4. Most Significant Byte

	b15	Ł	o14	b13	b12	b11	b10	b9	b8
--	-----	---	-----	-----	-----	-----	-----	----	----

Table 5. Least Significant Byte

b7 b6 b5 b4 b3 b2 b1	b0	
----------------------	----	--

MEMORY ORGANIZATION

The memory is organized as shown in Figure 6..

Figure 6. Block Diagram



DEVICE OPERATION

The device supports the I²C protocol. This is summarized in Figure 5.. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24Cxx device is always a slave in all communication.

Start Condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

Stop Condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Stand-by mode. A Stop condition at the end of a Write command triggers the internal Write cycle.

Acknowledge Bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial

Data (SDA) Low to acknowledge the receipt of the eight data bits.

Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

Memory Addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in Table 3. (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single l^2C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8^{th} bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Standby mode.

бу/

Mode	RW bit	WC ¹	Bytes	Initial Sequence
Current Address Read	Read 1 X 1 START, Device Select, $R\overline{W}$ =		START, Device Select, $R\overline{W} = 1$	
Random Address Read 0 X 1		1	START, Device Select, $R\overline{W} = 0$, Address	
Kanuom Auuress Keau	1	Х		reSTART, Device Select, $R\overline{W} = 1$
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V _{IL}	1	START, Device Select, $R\overline{W} = 0$
Page Write	0	$V_{IL} \leq 32$ START, Device Select, $R\overline{W} = 0$		START, Device Select, $R\overline{W} = 0$

Table 6. Operating Modes

Note: 1. $X = V_{IH} \text{ or } V_{IL}$.



Figure 7. Write Mode Sequences with \overline{WC} =1 (data write inhibited)

Write Operations

Following a Start condition the bus master sends a <u>Device</u> Select Code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in Figure 8., and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if Write Control (WC) is driven High. Any Write instruction with Write Control (WC) driven High (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in Figure 7..

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (Table 4.) is sent first, followed by the Least Significant Byte (Table 5.). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10th bit" time

slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay t_W , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

Byte Write

After the Device Select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven High, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 8..

Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b12-b5 for M24C64, and b11-b5 for M24C32) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 32 bytes of data, each of which is acknowledged by the device if Write Control (WC) is Low. If Write Control (WC) is High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 5 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.

Figure 8. Write Mode Sequences with WC=0 (data write enabled)







Minimizing System Delays by Polling On ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time (t_w) is shown in Table 16. and Table 17., but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9., is:

Initial condition: a Write cycle is in progress.

 Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).

Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

A7/

Figure 10. Read Mode Sequences



Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

Read Operations

Read operations are performed independently of the state of the Write Control (WC) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in Figure 10.) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

Current Address Read

For the Current Address Read operation, following a Start condition, the bus master <u>only</u> sends <u>a</u> Device Select Code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 10., *without* acknowledging the byte.



Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in Figure 10..

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

Acknowledge in Read Mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9th bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

INITIAL DELIVERY STATE

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).



MAXIMUM RATING

Stressing the device outside the ratings listed in Table 7. may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of

this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Min.	Max.	Unit
T _{STG}	Storage Temperature	-65	150	°C
T _{LEAD}	Lead Temperature during Soldering	See	note ¹	°C
V _{IO}	Input or Output range	-0.50	6.5	V
V _{CC}	Supply Voltage	-0.50	6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ²	-4000	4000	V

Table 7. Absolute Maximum Ratings

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)



DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating Conditions (M24Cxx-6)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage ¹	4.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Note: 1. This range is Not for New Design, and will soon be replaced by the M24Cxx-W range.

Table 9. Operating Conditions (M24Cxx-W)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	2.5	5.5	V
T _A	Ambient Operating Temperature (Device Grade 6)	-40	85	°C
'A	Ambient Operating Temperature (Device Grade 3)	-40	125	°C

Table 10. Operating Conditions (M24Cxx-R)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	1.8	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	100		pF
	Input Rise and Fall Times		50	ns
	Input Levels	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input and Output Timing Reference Levels 0.3V _{CC} to 0.7V _{CC}			

Table 11. AC Measurement Conditions

Figure 11. AC Measurement I/O Waveform



Table 12. Input Parameters

Symbol	Parameter ^{1,2}	Test Condition	Min.	Max.	Unit
CIN	Input Capacitance (SDA)			8	pF
C _{IN}	Input Capacitance (other pins)			6	pF
Z _{WCL}	WC Input Impedance	$V_{IN} < 0.3 V_{CC}$	50	200	kΩ
Z _{WCH}	WC Input Impedance	$V_{IN} > 0.7 V_{CC}$	500		kΩ
t _{NS}	Pulse width ignored (Input Filter on SCL and SDA)			200	ns

Note: 1. T_A = 25°C, f = 400kHz 2. Sampled only, not 100% tested.

Table 13. DC Characteristics (M24Cxx⁽¹⁾, M24Cxx-W6 and M24Cxx-W3)

Symbol	Parameter	Test Condition (in addition to those in Table 8.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS} \text{ or } V_{CC}$ device in Stand-by mode		±2	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μA
I _{CC}	Supply Current	V_{CC} =5V, f _c =400kHz (rise/fall time < 30ns)		2	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5$ V		10	μA
VIL	Input Low Voltage		-0.45	$0.3V_{CC}$	V
VIH	Input High Voltage		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 3 \text{ mA}, V_{CC} = 5 \text{ V}$		0.4	V

Note: 1. This range is Not for New Design, and will soon be replaced by the M24Cxx-W range.

Symbol	Parameter	Test Condition (in addition to those in Table 9.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS} \text{ or } V_{CC}$ device in Stand-by mode		±2	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μA
I _{CC}	Supply Current	V _{CC} =2.5V, f _c =400kHz (rise/fall time < 30ns)		1	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V		2	μA
V _{IL}	Input Low Voltage		-0.45	$0.3V_{CC}$	V
VIH	Input High Voltage		$0.7V_{CC}$	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V

Table 15. DC Characteristics (M24Cxx-R)

Symbol	Parameter	Test Condition (in addition to those in Table 10.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or V_{CC} device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μA
I _{CC}	Supply Current	V _{CC} =1.8V, f _c =100kHz (rise/fall time < 30ns)		0.8	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8$ V		0.2	μA
VIL	Input Low Voltage		-0.45	0.3 V _{CC}	V
V _{IH}	Input High Voltage		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	V

Test conditions specified in Table 11. and Table 8. or Table 9.								
Symbol	Alt.	Parameter	Min.	Max.	Unit			
f _C	f _{SCL}	Clock Frequency		400	kHz			
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		ns			
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		ns			
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	ns			
t _{DXCX}	t _{SU:DAT}	Data In Set Up Time	100		ns			
t _{CLDX}	t _{HD:DAT}	Data In Hold Time	0		ns			
t _{CLQX}	t _{DH}	Data Out Hold Time	200		ns			
t _{CLQV} ³	t _{AA}	Clock Low to Next Data Valid (Access Time)	200	900	ns			
t _{CHDX} ¹	t _{SU:STA}	Start Condition Set Up Time	600		ns			
t _{DLCL}	t _{HD:STA}	Start Condition Hold Time	600		ns			
t _{CHDH}	t _{SU:STO}	Stop Condition Set Up Time	600		ns			
t _{DHDL}	t _{BUF}	Time between Stop Condition and Next Start Condition	1300		ns			
t _W	t _{WR}	Write Time		5 or ⁴ 10	ms			

Table 16. AC Characteristics (M24Cxx-6, M24Cxx-W6 and M24Cxx-W3)

Note: 1. For a reSTART condition, or following a Write cycle.

2. Sampled only, not 100% tested.

Sampled only, not roo% tested.
 To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
 The Write Time of 5 ms only applies to devices bearing the process letter "B" in the package marking (on the top side of the package), otherwise (for devices bearing the process letter "N") the Write Time is 10 ms. For further details, please contact your nearest ST sales office, and ask for a copy of the Product Change Notice PCEE0036.

Table 17. AC Characteristics (M24Cxx-R)

Test conditions specified in Table 11. and Table 10.							
Symbol	Alt.	Parameter	Min.	Max.	Unit		
f _C	f _{SCL}	Clock Frequency		400	kHz		
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		ns		
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		ns		
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	ns		
t _{DXCX}	t _{SU:DAT}	Data In Set Up Time	100		ns		
t _{CLDX}	t _{HD:DAT}	Data In Hold Time	0		ns		
t _{CLQX}	t _{DH}	Data Out Hold Time	200		ns		
t _{CLQV} ³	t _{AA}	Clock Low to Next Data Valid (Access Time)	200	900	ns		
t _{CHDX} ¹	t _{SU:STA}	Start Condition Set Up Time	600		ns		
t _{DLCL}	t _{HD:STA}	Start Condition Hold Time	600		ns		
tснрн	t _{SU:STO}	Stop Condition Set Up Time	600		ns		
t _{DHDL}	t _{BUF}	Time between Stop Condition and Next Start Condition	1300		ns		
t _W	t _{WR}	Write Time		10	ms		

Note: 1. For a reSTART condition, or following a Write cycle.

2. Sampled only, not 100% tested.

3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.





Figure 12. AC Waveforms



PACKAGE MECHANICAL





Note: Drawing is not to scale.

0		millimeters			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			5.33			0.210
A1		0.38			0.015	
A2	3.30	2.92	4.95	0.130	0.115	0.195
b	0.46	0.36	0.56	0.018	0.014	0.022
b2	1.52	1.14	1.78	0.060	0.045	0.070
С	0.25	0.20	0.36	0.010	0.008	0.014
D	9.27	9.02	10.16	0.365	0.355	0.400
E	7.87	7.62	8.26	0.310	0.300	0.325
E1	6.35	6.10	7.11	0.250	0.240	0.280
е	2.54	-	-	0.100	-	-
eA	7.62	-	-	0.300	-	-
eB			10.92			0.430
L	3.30	2.92	3.81	0.130	0.115	0.150

57

Table 18. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data



Figure 14. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Outline

Note: Drawing is not to scale.

Table 19. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Ourseland		millimeters		inches			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
В		0.33	0.51		0.013	0.020	
С		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
Е		3.80	4.00		0.150	0.157	
е	1.27	-	_	0.050	-	-	
Н		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
α		0°	8°		0°	8°	
Ν		8	•		8		
CP			0.10			0.004	



Figure 15. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline

Note: Drawing is not to scale.

Symbol	mm			inches		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
CP			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	-	0.0256	-	-
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°

A7/



Figure 16. UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm

Note: Drawing is not to scale.

Table 21. UFDFPN8 (MLP8) – 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm, Package Mechanical Data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А	0.55	0.50	0.60	0.022	0.020	0.024
A1		0.00	0.05		0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00			0.079		
D2		1.55	1.65		0.061	0.065
ddd			0.05			0.002
E	3.00			0.118		
E2		0.15	0.25		0.006	0.010
е	0.50	-	-	0.020	-	-
L	0.45	0.40	0.50	0.018	0.016	0.020
L1			0.15			0.006
L3		0.30			0.012	
N	8			8		

PART NUMBERING

Table 22. Ordering Information Scheme

Example:	M24C32 –	W MN 6 T P
Device Type		
M24 = I ² C serial access EEPROM		
Device Function		
$64 = 64 \text{ Kbit} (8192 \times 8)$		
32 = 32 Kbit (4096 x 8)		
Operating Voltage		
blank ⁽²⁾ = V _{CC} = 4.5 to 5.5V		
$W = V_{CC} = 2.5$ to 5.5V		
$R = V_{CC} = 1.8$ to 5.5V		
Package		
BN = PDIP8		
MN = SO8 (150 mil width)		
DW = TSSOP8 (169 mil width)		
MB = UFDFPN8 (MLP8) ⁽³⁾		
Device Grade		
6 = Industrial: device tested with standard test flow	v over –40 to 85 °C	
3 = Automotive: device tested with High Reliability	Certified Flow ⁽¹⁾ over -	-40 to 125 °C.
Option		
blank = Standard Packing		
T = Tape and Reel Packing		
Plating Technology		
blank = Standard SnPb plating		

P or G = RoHS compliant

Note: 1. ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.

2. This range is Not for New Design, and will soon be replaced by the M24Cxx-W range.

3. The UFDFPN8 package is available in M24C32 devices only. It is not available in M24C64 devices.

For a list of available options (speed, package, etc.) or for further information on any aspect of this

device, please contact your nearest ST Sales Office.



REVISION HISTORY

Date	Rev.	Description of Revision	
22-Dec-1999	2.3	TSSOP8 package in place of TSSOP14 (pp 1, 2, OrderingInfo, PackageMechData).	
28-Jun-2000	2.4	TSSOP8 package data corrected	
31-Oct-2000	2.5	References to Temperature Range 3 removed from Ordering Information Voltage range -S added, and range -R removed from text and tables throughout.	
20-Apr-2001	2.6	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP changed to PDIP and Package Mechanical data updated	
16-Jan-2002	2.7	Test condition for I_{LI} made more precise, and value of I_{LI} for E2-E0 and \overline{WC} added -R voltage range added	
02-Aug-2002	2.8	Document reformatted using new template. TSSOP8 (3x3mm ² body size) package (MSOP8) added. 5ms write time offered for 5V and 2.5V devices	
04-Feb-2003	2.9	SO8W package removedS voltage range removed	
27-May-2003	2.10	TSSOP8 (3x3mm ² body size) package (MSOP8) removed	
22-Oct-2003	3.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V_{IL} (min) improved to -0.45V.	
01-Jun-2004	4.0	Absolute Maximum Ratings for $V_{IO}(min)$ and $V_{CC}(min)$ improved. Soldering temperature information clarified for RoHS compliant devices. Device Grade clarified	
04-Nov-2004	5.0	Product List summary table added. Device Grade 3 added. 4.5-5.5V range is Not for New Design. Some minor wording changes. AEC-Q100-002 compliance. $t_{NS}(max)$ changed. $V_{IL}(min)$ is the same on all input pins of the device. Z_{WCL} changed.	
05-Jan-2005	6.0	UFDFPN8 package added. Small text changes.	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.