

Advanced BLDC controller with embedded STM32 MCU

Datasheet - production data

**Features**

- Extended operating voltage from 8 to 45 V
- Three-phase gate drivers
 - 600 mA sink/source
 - Integrated bootstrap diodes
 - Cross-conduction prevention
- 32-bit ARM[®] Cortex[®]-M0 core:
 - Up to 48 MHz clock frequency
 - 4-kByte SRAM with HW parity
 - 32-kByte Flash memory with option bytes used for write/readout protection
- 3.3 V DC/DC buck converter regulator with overcurrent, short-circuit, and thermal protection
- 12 V LDO linear regulator with thermal protection
- 16 general-purpose I/O ports (GPIO)
- 5 general-purpose timers
- 12-bit ADC converter (up to 9 channels)
- I²C, USART and SPI interfaces
- 4 rail-to-rail operation amplifiers for signal conditioning
- Comparator for overcurrent protection with programmable threshold
- 3FG open-drain output providing the decoded result of 3 Hall sensors inputs
- Standby mode for low power consumption

- UVLO protection on each power supply:
 - V_M , V_{DD} , V_{REG} and V_{BOOTx}
- On-chip debug support via SWD
- Extended temperature range: -40 to +125 °C

Applications

- Kitchen robots
- Portable vacuum cleaners
- Hand dryers and air purifiers
- Drones and aero. modeling
- Power tools
- Industrial and educational robots
- Home appliance and air-con. fans

Contents

| | | |
|----------|--|-----------|
| 1 | Description | 4 |
| 2 | Block diagrams | 5 |
| 3 | Electrical data | 7 |
| 3.1 | Absolute maximum ratings | 7 |
| 3.2 | ESD protections | 8 |
| 3.3 | Recommended operating conditions | 8 |
| 3.4 | Thermal data | 8 |
| 4 | Electrical characteristics | 9 |
| 5 | Pin description | 13 |
| 6 | Device description | 19 |
| 6.1 | UVLO and thermal protections | 19 |
| 6.1.1 | UVLO on supply voltages | 20 |
| 6.1.2 | Thermal protection | 20 |
| 6.2 | DC/DC buck regulator | 20 |
| | External optional 3.3 V supply voltage | 22 |
| 6.3 | Linear regulator | 22 |
| 6.4 | Standby mode | 23 |
| 6.5 | Gate drivers | 24 |
| 6.6 | Microcontroller unit | 25 |
| 6.6.1 | Memories and boot mode | 25 |
| 6.6.2 | Power management | 26 |
| 6.6.3 | High-speed external clock source | 27 |
| 6.6.4 | Advanced-control timer (TIM1) | 28 |
| 6.7 | Test mode | 28 |
| 6.8 | Operational amplifiers | 29 |
| 6.9 | Comparator | 29 |
| 6.10 | 3FG_PA7 output function | 31 |
| 6.11 | ESD protection strategy | 33 |

| | | |
|-----------|--|-----------|
| 7 | Application example | 34 |
| 8 | Package information | 36 |
| | 8.1 VFQFPN48 7 x 7 package information | 37 |
| 9 | Ordering information | 39 |
| 10 | Revision history | 39 |

1 Description

The STSPIN32F0 is a System-In-Package providing an integrated solution suitable for driving three-phase BLDC motors using different driving modes.

It embeds a triple half-bridge gate driver able to drive power MOSFETs or IGBTs with a current capability of 600 mA (sink and source). The high- and low-side switches of same half-bridge cannot be simultaneously driven high thanks to an integrated interlocking function.

An internal DC/DC buck converter provides the 3.3 V voltage suitable to supply both the MCU and external components. An internal LDO linear regulator provides the supply voltage for gate drivers.

The integrated operational amplifiers are available for the signal conditioning of the analog Hall-effect sensors and the shunt resistor signal.

A comparator with a programmable threshold is integrated to perform the overcurrent protection.

The integrated MCU (STM32F031C6 with extended temperature range, suffix 7 version) allows performing field-oriented control, the 6-step sensorless and other advanced driving algorithm including the speed control loop. It has the write-protection and read-protection feature for the embedded Flash memory to protect against unwanted writing and/or reading.

The STSPIN32F0 device also features overtemperature and undervoltage lockout protections and can be put in the standby mode to reduce the power consumption. The device provides 16 general-purpose I/O ports (GPIO) with the 5 V tolerant capability, one 12-bit analog-to-digital converter with up to 9 channels performing conversions in a single-shot or scan modes, 5 synchronizable general-purpose timers and supports an easy to use debugging serial interface (SWD).

2 Block diagrams

Figure 1. STSPIN32F0 System-In-Package block diagram





Figure 2. Analog IC block diagram



AM039973

3 Electrical data

3.1 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 1](#) may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 1. Absolute maximum ratings

| Symbol | Parameter | Test condition | Value | Unit |
|-----------------|--|---------------------------------|---|------|
| V_M | Power supply voltage | - | -0.3 to 48 | V |
| V_{REG12} | Linear regulator output and gate driver supply voltage | VREG12 shorted to V_M | 15 | V |
| V_{OPP} | Op amp positive input voltage | - | -0.2 to $V_{DD} + 0.2$ | V |
| V_{OPN} | Op amp negative input voltage | - | -0.2 to $V_{DD} + 0.2$ | V |
| V_{CP} | Comparator input voltage | - | -2 to 2 | V |
| V_{3FG} | 3FG output voltage | - | -0.3 to $V_{DD} + 0.3$ | V |
| I_{3FG} | 3FG output sink current | - | 8 | mA |
| V_{HS} | High-side gate output voltage | - | $V_{OUT} - 0.3$ to $V_{BOOT} + 0.3$ | V |
| V_{LS} | Low-side gate output voltage | - | -0.3 to $V_{REG12} + 0.3$ | V |
| V_{BOOT} | Bootstrap voltage | - | Max. ($V_{OUT} - 0.3$ or -0.3) to min. ($V_{OUT} + V_{REG12} + 0.3$ or 60) | V |
| V_{OUT} | Output voltage (OUTU, OUTV, OUTW) | - | -2 to $V_M + 2$ | V |
| dV_{OUT}/dt | Output slew rate | - | ± 10 | V/ns |
| V_{IO} | MCU logic input voltage | ⁽¹⁾ TTa type | -0.3 to 4 | V |
| | Logic input voltage | ⁽¹⁾ FT, FTf type | -0.3 to $V_{DD} + 4$ ⁽²⁾ | V |
| I_{IO} | MCU I/O output current | ⁽¹⁾ | -25 to 25 | mA |
| ΣI_{IO} | MCU I/O total output current | ⁽¹⁾ , ⁽³⁾ | -80 to 80 | mA |
| V_{DD} | MCU digital supply voltage | ⁽¹⁾ | -0.3 to 4 | V |
| V_{DDA} | MCU analog supply voltage | ⁽¹⁾ | -0.3 to 4 | V |
| T_{stg} | Storage temperature | - | -55 to 150 | °C |
| T_j | Operating junction temperature | - | -40 to 150 | °C |

- For details see Table 15 Voltage characteristics in the STM32F031C6 datasheet (suffix 7 version).
- Valid only if the internal pull-up/pull-down resistors are disabled. If internal the pull-up or pull-down resistor is enabled, the maximum limit is 4 V.
- If the MCU supply voltage is provided by an integrated DC/DC regulator, the application current consumption is limited at $I_{DDA,max}$ value (see [Table 5](#)).

3.2 ESD protections

Table 2. ESD protection ratings

| Symbol | Parameter | Test condition | Class | Value | Unit |
|--------|---------------------|---|-------|-------|------|
| HBM | Human body model | Conforming to ANSI/ESDA/JEDEC JS-001-2014 | H2 | 2 | kV |
| CDM | Charge device model | Conforming to ANSI/ESDA/JEDEC JS-002-2014 | C2 | 750 | V |

3.3 Recommended operating conditions

Table 3. Recommended operating conditions

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------|--|--------------------------|------------------|-----------------|------|--------------------|
| V_M | Power supply voltage | - | 8 ⁽¹⁾ | - | 45 | V |
| dV_M/dt | Power supply voltage slope | $V_M = 45\text{ V}$ | - | - | 0.75 | V/ μs |
| V_{DDA} | DC/DC regulator output voltage | - | - | 3.3 | - | V |
| L_{SW} | Output inductance | - | - | 22 | - | μH |
| C_{DDA} | Output capacitance | - | 47 | - | - | μF |
| ESR_{DDA} | Output capacitor ESR | - | - | - | 200 | m Ω |
| V_{REG12} | Linear regulator output and gate driver supply voltage | $13 < V_M < 45\text{ V}$ | - | 12 | - | V |
| | | Shorted to V_M | 8 ⁽¹⁾ | - | 15 | |
| C_{REG} | Load capacitance | - | 1 | 10 | - | μF |
| ESR_{REG} | ESR load capacitance | - | - | - | 1.2 | Ω |
| V_{BO} | Floating supply voltage ⁽²⁾ | - | - | $V_{REG12} - 1$ | 15 | V |
| V_{CP} | Comparator input voltage | - | 0 | - | 1 | V |
| T_j | Operating junction temperature | Analog IC | -40 | - | 125 | $^{\circ}\text{C}$ |
| | | MCU ⁽³⁾ | -40 | - | 125 | $^{\circ}\text{C}$ |

1. UVLO threshold V_{Mon_max} .
2. $V_{BO} = V_{BOOT} - V_{OUT}$.
3. See the STM32F031C6 datasheet (suffix 7 version).

3.4 Thermal data

Table 4. Thermal data⁽¹⁾

| Symbol | Parameter | Value | Unit |
|----------------------|--|-------|----------------------|
| $R_{th}\text{ (JA)}$ | Thermal resistance junction to ambient | 45.6 | $^{\circ}\text{C/W}$ |

1. Calculated by simulation with following boundary condition. The 2s2p board as per the std. JEDEC (JESD51-7) in natural convection. Board dimensions: 114.3 x 76.2 x 1.6 mm. Ambient temperature: 25 $^{\circ}\text{C}$.

4 Electrical characteristics

Testing conditions: $V_M = 15\text{ V}$; $V_{DD} = 3.3\text{ V}$, unless otherwise specified.

Typical values are tested at $T_j = 25\text{ °C}$, minimum and maximum values are guaranteed by thermal characterization in the temperature range of -40 to 125 °C , unless otherwise specified.

Table 5. Electrical characteristics

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|--------------------------------------|---------------------------------------|--|------|------|------|---------------|
| Power supply and standby mode | | | | | | |
| I_M | V_M current consumption | $V_M = 45\text{ V}$; $V_{DD} = 3.5\text{ V}$ externally supplied | - | 2 | 2.6 | mA |
| | | Standby PF7 = '0' PF6 = '0' $V_M = 45\text{ V}$; $V_{DD} = 3.5\text{ V}$ externally supplied | - | 880 | 1100 | μA |
| V_{MOn} | V_M UVLO turn-on threshold | V_M rising from 0 V | 7.0 | 7.4 | 7.8 | V |
| V_{MOff} | V_M UVLO turn-off threshold | V_M falling from 8 V | 6.7 | 7.1 | 7.5 | V |
| V_{MHys} | V_M UVLO threshold hysteresis | - | - | 0.3 | - | V |
| I_{DD} | V_{DD} current consumption | $V_{DD} = 3.5\text{ V}$ externally supplied ⁽¹⁾ | - | 2.5 | 5 | mA |
| | | Standby PF7 = '0' PF6 = '0' $V_{DD} = 3.5\text{ V}$ externally supplied ⁽¹⁾ | - | 2.5 | 5 | |
| I_{DDA} | V_{DDA} current consumption | $V_{DD} = 3.5\text{ V}$ externally supplied ⁽¹⁾ | - | 615 | 750 | μA |
| | | Standby PF7 = '0' PF6 = '0' $V_{DD} = 3.5\text{ V}$ externally supplied ⁽¹⁾ | - | 80 | 125 | |
| V_{DDOn} | V_{DD} UVLO turn-on threshold | V_{DD} rising from 0 V | 2.5 | 2.65 | 2.8 | V |
| V_{DDOff} | V_{DD} UVLO turn-off threshold | V_{DD} falling from 3.3 V | 2.2 | 2.35 | 2.5 | V |
| V_{DDHys} | V_{DD} UVLO threshold hysteresis | - | - | 0.3 | - | V |
| I_{REG12} | V_{REG} current consumption | $V_{REG} = 13\text{ V}$ externally supplied, $V_M = 45\text{ V}$; no commutation | - | 800 | 1200 | μA |
| | | Standby PF7 = '0' PF6 = '0' $V_{REG} = 13\text{ V}$ externally supplied | - | 800 | 1200 | |
| $V_{REG12On}$ | V_{REG12} UVLO turn-on threshold | V_{REG12} rising from 0 V | 6.7 | 7.1 | 7.5 | V |
| $V_{REG12Off}$ | V_{REG12} UVLO turn-off threshold | V_{REG12} falling from 8 V | 6.4 | 6.8 | 7.2 | V |
| $V_{REG12Hys}$ | V_{REG12} UVLO threshold hysteresis | - | - | 0.25 | - | V |
| I_{BOOT} | V_{BO} current consumption | HS on $V_{BO} = 13\text{ V}$ | - | 200 | 290 | μA |
| V_{BOOn} | V_{BO} UVLO turn-on threshold | V_{BO} rising from 0 V | 5.7 | 6.1 | 6.5 | V |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------------------------------|--|--|------------------|------|------|------|
| V _{BOOff} | V _{BO} UVLO turn-off threshold | V _{BO} falling from 8 V | 5.4 | 5.8 | 6.2 | V |
| V _{BOHys} | V _{BO} UVLO threshold hysteresis | - | - | 0.25 | - | V |
| t _{sleep} | Standby set time | - | - | - | 1 | µs |
| DC/DC switching regulator | | | | | | |
| V _M | Input supply voltage | - | 8 ⁽²⁾ | - | 45 | V |
| V _{PWR_OK} | Power good voltage | - | 5.6 | 6 | 6.4 | V |
| V _{DDA} | Average output voltage | ⁽³⁾ | 3.09 | 3.3 | 3.5 | V |
| I _{DDA} | Output current | DC; MCU current consumption included | - | - | 70 | mA |
| f _{SW} | Maximum SW switching frequency | Open loop, V _{DDA} floating I _{SW} = 100 mA | - | 200 | 330 | kHz |
| R _{SWDS(ON)} | Switch ON resistance | I _{SW} = 200 mA | - | 1.4 | - | Ω |
| η | Efficiency | V _M = 8 V; I _{DDA} = I _{DDA,max} ⁽³⁾ | - | 80 | - | % |
| I _{SW,peak} | Peak current threshold | - | - | 320 | - | mA |
| I _{OVC} | Latched overcurrent threshold | - | - | 1 | - | A |
| t _{SS} | Soft-start time | - | 2.5 | 5 | 7.5 | ms |
| Linear regulator | | | | | | |
| V _{REG12} | Linear regulator output and gate driver supply voltage | V _M = 13 ÷ 45 V I _O = 10 mA ⁽⁴⁾ | 11.4 | 12 | 12.6 | V |
| V _{REG12,drop} | Drop voltage | V _M = 8 ÷ 11 V, I _O = 10 mA | - | 200 | 400 | mV |
| I _{REG12,lim} | Linear regulator current limit | V _M = 13 V | 20 | - | 40 | mA |
| Gate drivers | | | | | | |
| I _{SI} I _{SO} | Maximum sink/source current capabilities | T _J = 25 °C | 400 | 600 | - | mA |
| | | Full temperature range | 350 | - | - | mA |
| R _{PDin} | Input lines pull-down resistor | - | 30 | 60 | 95 | kΩ |
| t _{on} t _{off} | Input-to-output propagation delay ⁽⁵⁾ | - | 10 | 20 | 40 | ns |
| MT | Delay matching, HS and LS turn-on/off ⁽⁶⁾ | - | - | 10 | 20 | ns |
| R _{DS_diode} | Bootstrap diode ON resistance | - | - | 120 | 240 | Ω |

Table 5. Electrical characteristics (continued)


| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-------------------------------|---|--|------|------------|----------------|------------|
| Operational amplifiers | | | | | | |
| V_{OPIo} V_{icm} | Input common mode voltage range | - | -0.1 | - | $V_{DD} + 0.1$ | V |
| V_{OPIo} | Input offset voltage | $V_{out} = 1.65$; $T_j = 25\text{ °C}$ | - | 1 | 6 | mV |
| | | $V_{out} = 1.65$; full temp. range | - | - | 7 | mV |
| I_{OPIo} | Input offset current | $V_{out} = 1.65^{(7)}$ | - | - | 100 | pA |
| I_{OPIb} | Input bias current | (7) | - | - | 100 | pA |
| CMRR | Common mode rejection ratio | 0 to 3.3 V; $V_{out} = 1.65\text{ V}$ | 70 | 90 | - | dB |
| A_{OL} | Open loop gain | $R_L = 10\text{ k}\Omega$; $V_{out} = 1.65$ | - | 90 | - | dB |
| $V_{DD} - V_{OH}$ | High level output voltage | $R_L = 10\text{ k}\Omega^{(8)}$ | - | 15 | 40 | mV |
| V_{OL} | Low level output voltage | $R_L = 10\text{ k}\Omega^{(8)}$ | - | 15 | 40 | mV |
| I_{OUT} | Sink output current | $V_{out} = 3.3\text{ V}$; $T_j = 25\text{ °C}$ | 18 | - | - | mA |
| | | $V_{out} = 3.3\text{ V}$; full temp. range | 16 | - | - | |
| | Source output current | $V_{out} = 0\text{ V}$; $T_j = 25\text{ °C}$ | 18 | - | - | mA |
| | | $V_{out} = 0\text{ V}$; full temp. range | 16 | - | - | |
| GBP | Gain bandwidth product | $R_L = 2\text{ k}\Omega$; $C_L = 100\text{ pF}$ $V_{out} = 1.65$ | 10 | 18 | - | MHz |
| Gain | Minimum gain for stability | Phase margin = 45° $0.2\text{ V} < V_{out} < V_{DD} - 0.2$ | - | 4 | - | V/V |
| SR | Slew rate | $R_L = 2\text{ k}\Omega$; $C_L = 100\text{ pF}$ V_{in} 1 to 2 V step | - | 10 | - | V/ μ s |
| OC comparator | | | | | | |
| OC_{th} | Overcurrent threshold | PF6 = '0' PF7 = '1' | 90 | - | 120 | mV |
| | | PF6 = '1' PF7 = '0' | 235 | 255 | 275 | mV |
| | | PF6 = '1' PF7 = '1' | 465 | 505 | 545 | mV |
| t_{CPD} | Comparator propagation delay | $OC_{th} = 0.5\text{ V}$; OC_{Comp} : voltage step from 0 to 1 V | - | 80 | 120 | ns |
| $t_{OCdegitch}$ | Comparator input deglitch filter time | (9) | 35 | 50 | - | ns |
| $t_{OCrelease}$ | Minimum overcurrent latch release pulse width | (9) | - | - | 20 | ns |
| 3FG circuitry | | | | | | |
| V_{ref} | 3FG comparators reference voltage | $V_{DD} = 3.3\text{ V}$ | 1.55 | $V_{DD}/2$ | 1.75 | V |
| t_{3FGD} | 3FG comparator propagation delay | PA12 = '1' (10) | - | 50 | 80 | ns |
| V_{3FGL} | Low level 3FG output | $I_{sink} = 8\text{ mA}$ | - | 0.2 | 0.4 | V |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|---------------------------|-------------------------------|----------------|------|------|------|------|
| Thermal protection | | | | | | |
| T _{SD} | Thermal shut-down temperature | - | 130 | 140 | 150 | °C |
| T _{hys} | Thermal shut-down hysteresis | - | 20 | 30 | 40 | °C |


- The current consumption depends on the firmware loaded in the microcontroller.
- UVLO threshold V_{Mon_max}.
- Using the 47 μF capacitor (APXG250ARA470MF61G), 22 μH inductor (MLF1608C220KTA00), and diode 1N4448TR.
- With 11 < V_M < 13 V the linear output voltage can be VREG12 or 'VM-VREG12,drop' depending on the linear regulator is already turned-on or not.
- Figure 3.
- MT = max. (|t_{on(LVG)} - t_{off(LVG)}|, |t_{on(HVG)} - t_{off(HVG)}|, |t_{off(LVG)} - t_{on(HVG)}|, |t_{off(HVG)} - t_{on(LVG)}|).
- Guaranteed by design.
- Guaranteed by I_{OUT} test.
- See Figure 16 on page 31.
- 3FG circuitry enabled. The parameter is measured on the active open-drain edge (falling edge).

Figure 3. Gate drivers timing



5 Pin description

Figure 4. STSPIN32F0 SiP pin connection (top view)



AM039975

Table 6. STSPIN32F0 SiP pin description (1)

| No. | Name | Type | Function |
|-----|--------|------------|------------------------------|
| 1 | OP4P | Analog in | Op amp 4 non-inverting input |
| 2 | OP4N | Analog in | Op amp 4 inverting input |
| 3 | OP4O | Analog out | Op amp 4 output |
| 4 | PF0 | Digital in | MCU PF0 |
| 5 | PF1 | Digital in | MCU PF1 |
| 6 | VREG12 | Power | 12 V linear regulator output |
| 7 | NRST | Digital in | MCU reset pin |

Table 6. STSPIN32F0 SiP pin description (continued)⁽¹⁾

| No. | Name | Type | Function |
|-----|--------------|-------------|--|
| 8 | VM | Power | Power supply voltage (bus voltage) |
| 9 | SW | Analog out | 3.3 V DC/DC buck regulator switching node |
| 10 | VDDA | Power | MCU analog power supply voltage |
| 11 | PA0 | Analog in | MCU PA0 |
| 12 | PA1 | Analog in | MCU PA1 |
| 13 | PA2 | Analog in | MCU PA2 |
| 14 | PA3 | Analog in | MCU PA3 |
| 15 | PA4 | Analog in | MCU PA4 |
| 16 | PA5 | Analog in | MCU PA5 |
| 17 | PA6 | Digital In | MCU PA6 |
| 18 | 3FG_PA7 | Digital I/O | 3FG open-drain output or MCU PA7 |
| 19 | PB1 | Analog in | MCU PB1 |
| 20 | TESTMODE | Digital In | Test mode input |
| 21 | OP1O | Analog out | Op amp 1 output |
| 22 | OP1N | Analog in | Op amp 1 inverting input |
| 23 | OP1P | Analog in | Op amp 1 non-inverting input |
| 24 | OC_Comp | Analog in | Overcurrent comparator input |
| 25 | HSW | Analog out | W phase high-side driver output |
| 26 | OUTW | Power | W phase high-side (floating) common voltage |
| 27 | VBOOTW | Power | W phase bootstrap supply voltage |
| 28 | LSW | Analog out | W phase low-side driver output |
| 29 | HSV | Analog out | V phase high-side driver output |
| 30 | OUTV | Power | V phase high-side (floating) common voltage |
| 31 | VBOOTV | Power | V phase bootstrap supply voltage |
| 32 | LSV | Analog out | V phase low-side driver output |
| 33 | HSU | Analog out | U phase high-side driver output |
| 34 | OUTU | Power | U phase high-side (floating) common voltage |
| 35 | VBOOTU | Power | U phase bootstrap supply voltage |
| 36 | LSU | Analog out | U phase low-side driver output |
| 37 | PA13_SWD_IO | Digital I/O | MCU PA13/SWDIO (system debug data via analog IC) |
| 38 | PA14_SWD_CLK | Digital I/O | MCU PA14/SWDCLK (system debug clock) |
| 39 | PB6 | Digital I/O | MCU PB6 |
| 40 | PB7 | Digital in | MCU PB7 |
| 41 | OP2P | Analog in | Op amp 2 non-inverting input |
| 42 | OP2N | Analog in | Op amp 2 inverting input |

Table 6. STSPIN32F0 SiP pin description (continued)⁽¹⁾

| No. | Name | Type | Function |
|-----|------|------------|--------------------------------|
| 43 | OP2O | Analog out | Op amp 2 output |
| 44 | GND | Power | Ground |
| 45 | OP3P | Analog in | Op amp 3 non-inverting input |
| 46 | OP3N | Analog in | Op amp 3 inverting input |
| 47 | OP3O | Analog out | Op amp 3 output |
| 48 | VDD | Power | MCU digital power supply |
| | EPAD | Power | Internally connected to ground |

1. Refer to [Table 7](#) for MCU pin functions.

Table 7. STSPIN32F0 MCU pad mapping

| MCU pad | Type | Analog IC pad | Alternate and additional functions |
|---------|-----------|---------------|--|
| PF0 | I/O - FT | - | OSC_IN |
| PF1 | I/O - FT | - | OSC_OUT |
| NRST | I/O - RST | - | Device reset input / internal reset output (active low) |
| VDDA | S | VDD_3V3 | Analog power supply voltage |
| PA0 | I/O - TTa | - | TIM2_CH1_ETR, USART1_CTS ADC_IN0, RTC_TAMP2, WKUP1 |
| PA1 | I/O - TTa | - | TIM2_CH2, EVENTOUT, USART1_RTS ADC_IN1 |
| PA2 | I/O - TTa | - | TIM2_CH3, USART1_TX ADC_IN2 |
| PA3 | I/O - TTa | - | TIM2_CH4, USART1_RX ADC_IN3 |
| PA4 | I/O - TTa | - | SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK ADC_IN4 |
| PA5 | I/O - TTa | - | SPI1_SCK, I2S1_CK, TIM2_CH1_ETR ADC_IN5 |
| PA6 | I/O - TTa | - | SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT ADC_IN6 |
| PB1 | I/O - TTa | - | TIM3_CH4, TIM14_CH1, TIM1_CH3N ADC_IN9 |
| PA7 | I/O - TTa | 3FGOUT | SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT ADC_IN7 |
| PB12 | I/O - FT | OC_COMP_INT | TIM1_BKIN ⁽¹⁾ |

Table 7. STSPIN32F0 MCU pad mapping (continued)

| MCU pad | Type | Analog IC pad | Alternate and additional functions |
|--|-----------|---------------|--|
| PB13 | I/O - FT | LS1 | TIM1_CH1N ⁽¹⁾ |
| PB14 | I/O - FT | LS2 | TIM1_CH2N ⁽¹⁾ |
| PB15 | I/O - FT | LS3 | TIM1_CH3N ⁽¹⁾ |
| PA8 | I/O - FT | HS1 | TIM1_CH1 ⁽¹⁾ |
| PA9 | I/O - FTf | HS2 | TIM1_CH2 ⁽¹⁾ |
| PA10 | I/O - FTf | HS3 | TIM1_CH3 |
| PA11 | I/O - FT | OC_SEL | Push-pull output ⁽¹⁾ |
| PA12 | I/O - FT | 3FG_HIZ | Push-pull output ⁽¹⁾ |
| PA13_SWD_IO | I/O - FT | SWDIO_INT | IR_OUT, SWDIO |
| PF6 | I/O - FTf | OC_TH_STBY2 | Push-pull output ⁽¹⁾ |
| PF7 | I/O - FTf | OC_TH_STBY1 | Push-pull output ⁽¹⁾ |
| PA14_SWD_CLK | I/O - FT | - | USART1_TX, SWCLK |
| PB6 | I/O - FTf | - | I2C1_SCL, USART1_TX, TIM16_CH1N |
| PB7 | I/O - FTf | - | I2C1_SDA, USART1_RX, TIM17_CH1N |
| VBAT, VDD | S | VDD | Backup and digital power supply |
| VSS, VSSA | S | - | Ground |
| BOOT0 | I | - | Boot memory selection (internally connected to ground) |
| PC13, PC14, PC15, PB0, PB2, PB10, PB11, PA15, PB3, PB4, PB5, PB8, PB9 | - | - | Not connected |

1. The analog IC is designed to support these GPIOs configuration only. Different configuration could cause device malfunctioning. The GPIO input configuration without pull-up or pull-down is always allowed.

Note: *Each unused GPIO inside the SiP should be configured in the OUTPUT mode low level after the startup by software.*

Table 8. STSPIN32F0 analog IC pad description

| Pinout name | Pad name | Type | Function |
|-------------|-----------|-------------|---|
| PA13_SWD_IO | SYS_SWDIO | Digital I/O | System debug data (connected to the output through the analog IC) |
| VDDA | VDD_3V3 | Power | 3.3 V DC/DC buck regulator voltage output |
| VM | VM | Power | Power supply voltage (bus voltage) |
| SW | SW | Analog out | 3.3 V DC/DC buck regulator switching node |
| VREG12 | VREG12 | Power | 12 V linear regulator output |
| VBOOTU | VBOOTU | Power | U phase bootstrap supply voltage |
| HSU | HSU | Analog out | U phase high-side driver output |
| OUTU | OUTU | Power | U phase high-side (floating) common voltage |
| LSU | LSU | Analog out | U phase low-side driver output |
| VBOOTV | VBOOTV | Power | V phase bootstrap supply voltage |
| HSV | HSV | Analog out | V phase high-side driver output |
| OUTV | OUTV | Power | V phase high-side (floating) common voltage |
| LSV | LSV | Analog out | V phase low-side driver output |
| VBOOTW | VBOOTW | Power | W phase bootstrap supply voltage |
| HSW | HSW | Analog out | W phase high-side driver output |
| OUTW | OUTW | Power | W phase high-side (floating) common voltage |
| LSW | LSW | Analog out | W phase low-side driver output |
| OC_Comp | OC_COMP | Analog in | Overcurrent comparator input |
| OP1P | OP1P | Analog out | Op amp 1 output |
| OP1N | OP1N | Analog in | Op amp 1 inverting input |
| OP1O | OP1O | Analog in | Op amp 1 non-inverting input |
| OP2P | OP2P | Analog out | Op amp 2 output |
| OP2N | OP2N | Analog in | Op amp 2 inverting input |
| OP2O | OP2O | Analog in | Op amp 2 non-inverting input |
| OP3P | OP3P | Analog out | Op amp 3 output |
| OP3N | OP3N | Analog in | Op amp 3 inverting input |
| OP3O | OP3O | Analog in | Op amp 3 non-inverting input |
| OP4P | OP4P | Analog out | Op amp 4 output |
| OP4N | OP4N | Analog in | Op amp 4 inverting input |
| OP4O | OP4O | Analog in | Op amp 4 non-inverting input |
| 3FG_PA7 | 3FGOUT | Digital out | 3FG output (open-drain) |
| GND | GND | Power | Ground |
| TESTMODE | TESTMODE | Digital in | Test mode input |
| - | VDD | Power | MCU digital power supply |

Table 8. STSPIN32F0 analog IC pad description (continued)

| Pinout name | Pad name | Type | Function |
|-------------|-------------|-------------|---|
| - | OC_COMP_INT | Digital out | OC comparator output |
| - | HS1 | Digital in | High-side input driver U |
| - | HS2 | Digital in | High-side input driver V |
| - | HS3 | Digital in | High-side input driver W |
| - | LS1 | Digital in | Low-side input driver U |
| - | LS2 | Digital in | Low-side input driver V |
| - | LS3 | Digital in | Low-side input driver W |
| - | OC_SEL | Digital in | OC protection selection |
| - | 3FG_HIZ | Digital in | 3FG output enable |
| - | SWD_IO_INT | Digital in | System debug data (connected to the output through the analog IC) |
| - | OC_TH_STBY1 | Digital in | Overcurrent threshold selection and standby input 1 |
| - | OC_TH_STBY2 | Digital in | Overcurrent threshold selection and standby input 2 |

6 Device description

The STSPIN32F0 is a System-In-Package providing an integrated solution suitable for driving the three-phase BLDC motor with Hall-effect sensors. The device will be developed in the BCD8s (0.18 μm) technology.

6.1 UVLO and thermal protections


Table 9 summarizes the UVLO and OT protection management.

Table 9. UVLO and OT protection management

| Block | V _M UVLO | V _{DD} UVLO | V _{REG12} UVLO | V _{BOOT} UVLO | Lin. Reg OT | DC/DC Reg OT |
|----------------------|---------------------|----------------------|-------------------------|-------------------------|-------------|--------------|
| DC/DC regulator | - | - | - | - | - | OFF |
| Linear regulator | OFF | OFF | - | - | OFF | - |
| Op amps and OC comp | OFF | OFF | - | - | - | - |
| HSU, HSV, HSW output | LOW | LOW | LOW ⁽¹⁾ | LOW ^{(1), (2)} | - | - |
| LSU, LSV, LSW output | LOW | LOW | LOW ⁽¹⁾ | - | - | - |

1. The N-channel of the gate driver is turned ON with all the available supply voltage, refer to Figure 5.
2. Only the high-side gate driver in which the UVLO condition is detected (e.g. UVLO on VBOOTU causes the HSU turning off).

Figure 5. Gate drivers' outputs characteristics in UVLO conditions




6.1.1 UVLO on supply voltages

The STSPIN32F0 device provides UVLO protections on all power supplies.

The device enters into the undervoltage condition when the power supply voltage falls below the off threshold voltage and expires when the motor supply voltage goes over the on threshold voltage.

Table 9 shows the UVLO protection management: which blocks are switched off after an UVLO event.

Figure 6. Power-up and power-down sequence



6.1.2 Thermal protection

The device embeds an overtemperature shut-down protection. The thermal sensors are placed next to the DC/DC and linear regulator blocks.

When the OT protection is triggered the correspondent block is switched off, the thermal shut-down condition only expires when the temperature goes below the “ $T_{SD} - T_{hys}$ ” temperature (auto-restart).

Table 9 shows the thermal protection management which blocks are switched off after an overtemperature event.

6.2 DC/DC buck regulator

The internal DC/DC buck converter provides the 3.3 V supply voltage suitable to supply the MCU and other external devices (e.g. Hall-effect sensors).

The regulator operates in the discontinuous current mode (DCM).

A soft-start function with fixed start-up time is implemented to minimize the inrush current at the start-up, refer to Figure 8.


An overcurrent and short-circuit protection is provided.

If the failure event occurs on the SW pin and the I_{OVC} threshold is reached the regulator is latched off. To restart the DC/DC regulator a power-down and power-up cycle of device supply voltage (V_M) is mandatory.

If the failure event occurs on the regulator output (VDDA pin) and the voltage goes below the UVLO threshold (V_{DDOff}), the regulator restarts with a new soft-start sequence until the OC condition is removed. In this case the current in the coil is limited by $I_{SW,peak}$.


The DC/DC regulator embeds a thermal protection as described in [Section 6.1.2](#).

Figure 7. DC/DC buck regulator topology



AM039986

Figure 8. Soft-start timing



AM039978

External optional 3.3 V supply voltage

It is possible provide externally the 3.3 V supply voltage directly on the VDDA pin. In this case, there are two possible configurations:


- 1. The SW pin floating or shorted to VM: in this case the internal power switch of the DC/DC converter continues to switch on/off according to the internal clock
- 2. The SW pin shorted to GND or VDD: in this case the internal power switch detects a short-circuit and it is latched off.

Note: It is not allowed to apply VDD voltage externally in case of VM < VDD.

6.3 Linear regulator

The internal 12 V linear regulator is a LDO regulator providing the supply voltage for the gate drivers section. An external capacitor connected to the VREG12 pin is required.


Figure 9. Linear regulator block diagram



When the VM voltage is below to 12 V, the VM pin and the linear regulator output can be shorted together providing the gate driver supply externally.

The linear regulator embeds a thermal protection as described in [Section 6.1.2](#).

Figure 10. Linear regulator output characteristics



Note: The linear regulator is designed to supply the internal circuitry only and must not be used to supply external components.

6.4 Standby mode


The device is forced into the standby mode to reduce power consumption forcing both the OC_TH_STBY1 and OC_TH_STBY2 analog IC inputs low (see [Table 12](#)).

When the standby mode is set the analog IC is put into the low consumption mode after a t_{sleep} time, in particular:

- The linear regulator is switched off
- All the output drivers are forced low (external power switches turned off)
- Op amps and comparators disabled
- The DC/DC regulator remains operative.

When the device exits from the standby mode a set time is necessary to recover a proper value of the 12 V internal regulator. This set time is strictly dependent by the capacitor connected on the VREG12 pin and can be calculated with [Equation 1](#).

Figure 11. “Standby to normal” operation timing (C_{REG} = 1 μF)



Equation 1

$$t_{REG} = \frac{C_{REG} \times V_{REG12}}{I_{REG12, lim}}$$

6.5 Gate drivers

The STSPIN32F0 device integrates a triple half-bridge gate driver able to drive N-channel power MOSFETs or IGBTs. The high-side section is supplied by a bootstrapped voltage technique with an integrated bootstrap diode.

All the input lines (refer to [Figure 2: Analog IC block diagram on page 6](#)) are connected to a pull-down resistor (60 kΩ typical value) to guarantee the low logic level during the device start-up.

The high- and low-side outputs of same half-bridge cannot be simultaneously driven high thanks to an integrated interlocking function.

Note: All the input lines of the analog IC have an internal pull-down to guarantee the low logic level during the device start-up and when the MCU lines are not present.

6.6 Microcontroller unit

The integrated MCU is the STM32F031C6 with following main characteristics:

- Core: ARM® 32-bit Cortex™-M0 CPU, frequency up to 48 MHz
- Memories: 4kB of SRAM, 32 kB of Flash memory
- CRC calculation unit
- Up to 16 fast I/Os
- Advanced-control timer dedicated for PWM generation
- Up to 5 general purpose timers
- 12-bit ADC (up to 9 channels)
- Communication interfaces: I²C, USART, SPI
- Serial wire debug (SWD)
- Extended temperature range: -40 to 125 °C

For more details refer to the STM32F031C6 datasheet on www.st.com

6.6.1 Memories and boot mode

The device has the following features:

- 4 Kbytes of the embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with an exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - 32 Kbytes of the embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or the boot in the RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M0 serial wire) and the boot in the RAM selection disabled.

At the startup the boot is made from the main Flash memory due to the BOOT0 MCU input internally connected to ground (see [Table 7 on page 15](#)). The main Flash memory is aliased in the boot memory space (0x00000000), but still accessible from its original memory space (0x08000000). In other words, the Flash memory contents can be accessed starting from the address 0x00000000 or 0x08000000.

The embedded boot loader is located in the system memory, programmed by ST during production.

6.6.2 Power management

The VDD pin is the power supply for the I/Os and the internal regulator.

The VDDA pin is the power supply for the ADC, reset blocks, RCs and PLL. The V_{DDA} voltage can be generated through the internal DC/DC buck converter, otherwise it is possible to provide externally the supply voltage directly on the VDDA pin.

Note: *The VDDA voltage level must be always greater or equal to the VDD voltage level and must be established first.*

The MCU has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in the reset mode when the monitored supply voltage is below a specified threshold.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD} .
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD} .

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

The MCU supports three low-power modes to achieve the best compromise between low-power consumption, short start-up time and available wake-up sources:

- **Sleep mode**
In the sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake-up the CPU when an interrupt/event occurs.
- **Stop mode**
The stop mode achieves very low-power consumption while retaining the content of the SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in the normal or in the low-power mode.
The device can be woken-up from the stop mode by any of the EXTI lines (one of the 16 external lines, the PVD output, RTC, I²C1 or USART1).
- **Standby mode**
The standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering the standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry.
The device exits the standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

6.6.3 High-speed external clock source

The high-speed external (HSE) clock can be generated from the external clock signal or supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator (see [Figure 13](#)).

The external clock signal has to respect the I/O characteristics and follows the recommended clock input waveform (refer to [Figure 12](#)).

Figure 12. HSE clock source timing diagram





Figure 13. Typical application with 8 MHz crystal



In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. The R_{EXT} value depends on the crystal characteristics (refer to the crystal resonator manufacturer for more details on them).

6.6.4 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted deadtimes.

This timer is used to generate the PWM signal for the three half-bridge gate drivers as shown in [Table 10](#).

Table 10. TIM1 channel configuration

| MCU I/O | Analog IC input | TIM1 channel |
|---------|-----------------|--------------|
| PB13 | LS1 | TIM1_CH1N |
| PB14 | LS2 | TIM1_CH2N |
| PB15 | LS3 | TIM1_CH3N |
| PA8 | HS1 | TIM1_CH1 |
| PA9 | HS2 | TIM1_CH2 |
| PA10 | HS3 | TIM1_CH3 |

6.7 Test mode

A dedicated pin TESTMODE is available to enter into the test mode.


Note: **In the application, the TESTMODE pin should be shorted to GND in order not to enter the test mode inadvertently.**

6.8 Operational amplifiers

The device integrates four rail-to-rail operational amplifiers suitable for signal conditioning, in particular for analog Hall-effect sensors decoding and current sensing.

The operational amplifiers provide a rail-to-rail output stage with fast recovery in the saturation condition. The output stage saturation happens in linear applications when a high amplitude input signal occurs and causes the output of the operational amplifier to move outside its real capabilities.

Figure 14. Operational amplifiers




6.9 Comparator

A comparator is available to perform an overcurrent protection. The OC Comp pin can be connected to the shunt resistor to monitor the load current, the internal OC threshold can be set via MCU (PF6 and PF7 port, see [Table 12](#)).

When an OC event is triggered, the OC comparator output signals the OC event to the PB12 input of the MCU (BKIN).

Depending on the status of the OC_SEL signal (see [Table 11](#)) the OC event is acting directly on the control logic of the gate driver switching off all high-side gate outputs, and consequently the external high-side power switches.

Figure 15. Comparator



AM039981

Table 11. OC protection selection


| OC_SEL (PA11) | Function |
|---------------|--|
| 0 | OC comparator output signal is visible only to MCU (default) |
| 1 | OC comparator output signal is visible to MCU and also acts on gate driver control logic |

Table 12. OC threshold values

| OC_TH_STBY2 (PF6) | OC_TH_STBY1 (PF7) | OC threshold [mV] | Note |
|-------------------|-------------------|-------------------|---|
| 0 | 0 | N.A. | Standby mode (see Section 6.4 on page 23) |
| 0 | 1 | 100 | - |
| 1 | 0 | 250 | - |
| 1 | 1 | 500 | - |

When the overcurrent condition disappears, the latched overcurrent signal is released only after all the high-side outputs are kept low for at least $t_{OCrelease}$ time. (Refer to [Figure 16](#)).

Figure 16. Driver logic overcurrent management signals



6.10 3FG_PA7 output function

The 3FG_PA7 pin has a different function according to [Table 13](#).

Table 13. 3FG_PA7 pin function

| 3FG High Z (PA12) | 3FG_PA7 | Note |
|-------------------|---------|---|
| 0 | PA7 | Default |
| 1 | 3FG | The MCU pin must be configured with pull-up |

When the 3FG function is selected the 3FG_PA7 pin works as the open-drain output (see [Figure 17](#)). The 3FG signal is synthesized from the Hall-effect sensors feedback applied to the op amp inputs.

The analog output of the op amp is converted into a logic signal through internal comparators ($V_{ref} = VDD/2$) and provided to Hall decoding logic.

The 3FG resulting output signal is an exclusive-OR function of the three Hall sensors (see [Table 14](#)).

Figure 17. 3FG circuitry





Table 14. 3FG output truth table (refer to [Figure 17](#))

| COMP4 output | COMP3 output | COMP2 output | 3FG pin (PA7) |
|--------------|--------------|--------------|---------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

6.11 ESD protection strategy

Figure 18. ESD protection strategy




7 Application example

Figure 19 shows an application example using the STSPIN32F0 device to drive a three-phase motor with single shunt configuration and analog Hall-effect sensors feedback. The others features implemented are:

- VDD (3.3 V) power supply internally generated via DC/DC regulator
- VREG12 (12 V) power supply internally generated via LDO linear regulator
- I²C serial interface (PB6 and PB7)
- Serial wire debug ports (PA13_SWD_IO, PA14_SWD_CLK)
- Ready and alarm lines (PF0, PF1)
- Reset dedicated pin
- Overcurrent protection using internal comparator
- Current sensing using internal operation amplifier (op amp 1) and ADC (PA3)
- 3FG generation using internal op amps, comparators and Hall decoding logic circuitry (op amp2, 3, 4 and relative comparators)
- Hall-effect sensors feedback management with op amps and ADC (op amp2, 3, 4 and PA0, PA1, PA2)
- Bus voltage compensation using internal ADC (PA4)
- Application temperature monitoring using internal ADC (PB1)

Figure 19. Application example



AM039984

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

A customized VFQFPN48 7 x 7 package is proposed. A smaller EPAD, internally connected to the ground pin, is desired to place through holes on the bottom of the package.

Lead plating is Nickel/Palladium/Gold (Ni/Pd/Au).

8.1 VFQFPN48 7 x 7 package information

Figure 20. VFQFPN48 7 x 7 x 1.0 - 48L, pitch 0.5 package outline





Table 15. VFQFPN48 7 x 7 x 1.0 - 48L, pitch 0.5 - package mechanical data⁽¹⁾

| Symbol | Dimensions (mm) | | |
|--------|-----------------|-------|------|
| | Min. | Typ. | Max. |
| A | 0.90 | 0.95 | 1.00 |
| A1 | 0.0 | - | 0.05 |
| A2 | 0.75 | | |
| A3 | | 0.203 | |
| b | 0.20 | 0.25 | 0.30 |
| D | 6.90 | 7.00 | 7.10 |
| E | 6.90 | 7.00 | 7.10 |
| e | 0.50 | | |
| D2 | 2.50 | 2.60 | 2.70 |
| E2 | 2.50 | 2.60 | 2.70 |
| K | 1.80 | | |
| L | 0.30 | 0.40 | 0.50 |

1. PIN44 is fuse to DAP.

Figure 21. VFQFPN48 7 x 7 x 1.0 - 48L, pitch 0.5 - suggested footprint



9 Ordering information

Table 16. Order codes

| Order code | Package | Packaging |
|--------------|--------------------------|---------------|
| STSPIN32F0 | VFQFPN 7 x 7 x 1.0 - 48L | Tray |
| STSPIN32F0TR | VFQFPN 7 x 7 x 1.0 - 48L | Tape and reel |

10 Revision history

Table 17. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 30-Sep-2016 | 1 | Initial release. |
| 30-Mar-2017 | 2 | Replaced STM32F031x6x7 by STM32F031C6 (with extended temperature range, suffix 7 version) in the whole document. Updated Figure 1 on page 5 (replaced by new figure). Minor modifications throughout document. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.