



Sample &

Buy







#### TPS3700

SBVS187D-FEBRUARY 2012-REVISED JANUARY 2015

# TPS3700 Window Comparator With Internal Reference for Overvoltage and Undervoltage Detection


# 1 Features

- Wide Supply Voltage Range: 1.8 V to 18 V
- Adjustable Threshold: Down to 400 mV
- High Threshold Accuracy:
  - 1.0% Over Temperature
  - 0.25% (Typical)
- Low Quiescent Current: 5.5 µA (Typical)
- Open-Drain Outputs for Overvoltage and Undervoltage Detection
- Internal Hysteresis: 5.5 mV (Typ)
- Temperature Range: –40°C to 125°C
- Packages:
  - SOT-6
  - 1.5-mm × 1.5-mm WSON-6

# 2 Applications

- Industrial Control Systems
- Automotive Systems
- Embedded Computing Modules
- DSP, Microcontroller, or Microprocessor Applications
- Notebook and Desktop Computers
- Portable- and Battery-Powered Products
- FPGA and ASIC Applications

# 4 Simplified Schematic



# 3 Description

The TPS3700 wide-supply voltage window comparator operates over a 1.8-V to 18-V range. The device has two high-accuracy comparators with an internal 400-mV reference and two open-drain outputs rated to 18 V for over- and undervoltage detection. The TPS3700 can be used as a window comparator or as two independent voltage monitors; the monitored voltage can be set with the use of external resistors.


OUTA is driven low when the voltage at INA+ drops below ( $V_{ITP} - V_{HYS}$ ), and goes high when the voltage returns above the respective threshold ( $V_{ITP}$ ). OUTB is driven low when the voltage at INB- rises above  $V_{ITP}$ , and goes high when the voltage drops below the respective threshold ( $V_{ITP} - V_{HYS}$ ). Both comparators in the TPS3700 include built-in hysteresis for filtering to reject brief glitches, thereby ensuring stable output operation without false triggering.

The TPS3700 is available in a SOT-6 and a 1.5-mm  $\times$  1.5-mm WSON-6 package and is specified over the junction temperature range of -40°C to 125°C.

Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TDC2700	SOT (6)	2.90 mm × 1.60 mm
TPS3700	WSON (6)	1.50 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Product Folder Links: TPS3700

# **Table of Contents**

1 2 3	App Des	tures
4		plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Timing Requirements 6
	7.7	Switching Characteristics 6
	7.8	Typical Characteristics 7
8	Deta	ailed Description
	8.1	Overview
	8.2	Functional Block Diagram 9

	8.4	Device Functional Modes	11
9	App	lication and Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	15
	9.3	Do's and Don'ts	17
10	Pow	ver-Supply Recommendations	18
11	Lay	out	18
	11.1	Layout Guidelines	18
	11.2	Layout Example	18
12	Dev	ice and Documentation Support	19
	12.1	Device Support	19
	12.2	Documentation Support	19
	12.3	Trademarks	19
	12.4	Electrostatic Discharge Caution	19
	12.5	Glossary	19
13		hanical, Packaging, and Orderable	
	Info	rmation	19

# **5** Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

		-
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 4
•	Changed HBM maximum specification from 2 kV to 2.5 kV in ESD Ratings	
•	Changed Functional Block Diagram; added hysteresis symbol	9

#### Changes from Revision B (April 2012) to Revision C

Changes from Revision C (May 2013) to Revision D

•	Changed Packages Features bullet	1
•	Added SON-6 package option to Description section	. 1
•	Added DSE pin out graphic to front page	1
•	Added DSE pin out graphic	3
•	Added DSE package to Thermal Information table	4
		_

# Changes from Revision A (February 2012) to Revision B

Submit Documentation Feedback

•	Moved to Production Data1

www.ti.com

STRUMENTS

EXAS


Page


Page

#### Page



# 6 Pin Configuration and Functions





#### **Pin Functions**

	PIN		I/O	DESCRIPTION		
NAME	DDC	DSE	1/0	DESCRIPTION		
GND	2	5	—	Ground		
INA+	3	4	Ι	This pin is connected to the voltage to be monitored with the use of an external resisted divider. When the voltage at this terminal drops below the threshold voltage (V <sub>ITP</sub> – V <sub>HYS</sub> ), OUTA is driven low.		
INB-	4	3	I	This pin is connected to the voltage to be monitored with the use of an external resisted livider. When the voltage at this terminal exceeds the threshold voltage ( $V_{\text{ITP}}$ ), OUTB riven low.		
Ουτα	1	6	Ο	INA+ comparator open-drain output. OUTA is driven low when the voltage at this comparator is below ( $V_{ITP} - V_{HYS}$ ). The output goes high when the sense voltage returns above the respective threshold ( $V_{ITP}$ ).		
OUTB	6	1	0	INB– comparator open-drain output. OUTB is driven low when the voltage at this comparator exceeds V <sub>ITP</sub> . The output goes high when the sense voltage returns below the respective threshold (V <sub>ITP</sub> – V <sub>HYS</sub> ).		
VDD	5	2	I	Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. Good analog design practice is to place a $0.1$ - $\mu$ F ceramic capacitor close to this pin.		

# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>DD</sub>	-0.3	20	V
Voltage <sup>(2)</sup>	OUTA, OUTB	-0.3	20	V
	INA+, INB-	-0.3	7	V
Current	Output terminal current		40	mA
Dperating junction temperature, T <sub>J</sub>		-40	125	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

### 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	uman body model (HBM), per ANSI/ESDA/JEDEC JS- 01, all pins <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge C	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
$V_{DD}$	Supply voltage		1.8	18	V
VI	Input voltage	INA+, INB–	0	6.5	V
Vo	Output voltage	OUTA, OUTB	0	18	V

### 7.4 Thermal Information

		TPS		
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT)	DSE (WSON)	UNIT
		6 PINS	6 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	204.6	194.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	50.5	128.9	
$R_{ heta JB}$	Junction-to-board thermal resistance	54.3	153.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.8	11.9	C/VV
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	52.8	157.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

Over the operating temperature range of  $T_J = -40^{\circ}$ C to 125°C, and 1.8 V <  $V_{DD}$  < 18 V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}$ C and  $V_{DD} = 5$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage range		1.8		18	V
V <sub>(POR)</sub>	Power-on reset voltage <sup>(1)</sup>	$V_{OL}max = 0.2 \text{ V}, I_{(OUTA/B)} = 15 \ \mu\text{A}$			0.8	V
V	Positive-going input threshold voltage	V <sub>DD</sub> = 1.8 V	396	400	404	mV
V <sub>IT+</sub>		V <sub>DD</sub> = 18 V	396	400	404	mv
V	Negative-going input threshold voltage	V <sub>DD</sub> = 1.8 V	387	394.5	400	mV
V <sub>IT-</sub>	Negative-going input theshold voltage	V <sub>DD</sub> = 18 V	387	394.5	400	mv
V <sub>hys</sub>	Hysteresis voltage (hys = $V_{IT+} - V_{IT-}$ )			5.5	12	
I <sub>(INA+)</sub>	Input current (at the INA+ terminal)	$V_{DD}$ = 1.8 V and 18 V, $V_{I}$ = 6.5 V	-25	1	25	nA
I <sub>(INB–)</sub>	Input current (at the INB- terminal)	$V_{\text{DD}}$ = 1.8 V and 18 V, $V_{\text{I}}$ = 0.1 V	-15	1	15	nA
	Low-level output voltage	$V_{DD} = 1.3 \text{ V}, I_{O} = 0.4 \text{ mA}$			250	
V <sub>OL</sub>		$V_{DD} = 1.8 \text{ V}, I_{O} = 3 \text{ mA}$			250	mV
		$V_{DD} = 5 \text{ V}, \text{ I}_{O} = 5 \text{ mA}$			250	
		$V_{DD}$ = 1.8 V and 18 V, $V_{O}$ = $V_{DD}$			300	nA
I <sub>lkg(OD)</sub>	Open-drain output leakage-current	$V_{DD} = 1.8 \text{ V}, V_{O} = 18 \text{ V}$			300	ΠA
		$V_{DD} = 1.8 V$ , no load		5.5	11	μΑ
	Supply surrent	$V_{DD} = 5 V$		6	13	
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 12 V		6	13	
		V <sub>DD</sub> = 18 V		7	13	
	Start-up delay <sup>(2)</sup>			150		μs
UVLO	Undervoltage lockout <sup>(3)</sup>	V <sub>DD</sub> falling	1.3		1.7	V

(1)


The lowest supply voltage (V<sub>DD</sub>) at which output is active;  $t_{r(VDD)} > 15 \mu s/V$ . Below V<sub>(POR)</sub>, the output cannot be determined. During power on, V<sub>DD</sub> must exceed 1.8 V for at least 150 µs before the output is in a correct state. When V<sub>DD</sub> falls below UVLO, OUTA is driven low and OUTB goes to high impedance. The outputs cannot be determined below V<sub>(POR)</sub>. (2) (3)

# 7.6 Timing Requirements

Over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t <sub>PHL</sub>	High-to-low propagation delay <sup>(1)</sup>	$V_{DD}$ = 5 V, 10-mV input overdrive, $R_P$ = 10 kΩ, $V_{OH}$ = 0.9 × $V_{DD},$ $V_{OL}$ = 400 mV, see Figure 1		18		μs
t <sub>PLH</sub>	Low-to-high propagation delay <sup>(1)</sup>	$V_{DD}$ = 5 V, 10-mV input overdrive, $R_P$ = 10 kΩ, $V_{OH}$ = 0.9 × $V_{DD},$ $V_{OL}$ = 400 mV, see Figure 1		29		μs

(1) High-to-low and low-to-high refers to the transition at the input terminals (INA+ and INB-).



# Figure 1. Timing Diagram

# 7.7 Switching Characteristics

Over operating temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>r</sub>	Output rise time	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>P</sub> = 10 kΩ, V <sub>O</sub> = (0.1 to 0.9) × V <sub>DD</sub>		2.2		μs
t <sub>f</sub>	Output fall time	$V_{DD}$ = 5 V, 10-mV input overdrive, R <sub>P</sub> = 10 kΩ, V <sub>O</sub> = (0.1 to 0.9) × V <sub>DD</sub>		0.22		μs




#### TPS3700 SBVS187D – FEBRUARY 2012 – REVISED JANUARY 2015

# 7.8 Typical Characteristics

At  $T_J = 25^{\circ}C$  and  $V_{DD} = 5$  V, unless otherwise noted.



# Typical Characteristics (continued)



Output Sink Current (85°C)



# 8 Detailed Description

### 8.1 Overview


The TPS3700 device combines two comparators for overvoltage and undervoltage detection. The TPS3700 device is a wide-supply voltage range (1.8 V to 18 V) device with a high-accuracy rising input threshold of 400 mV (1% over temperature) and built-in hysteresis. The outputs are also rated to 18 V and can sink up to 40 mA.

The TPS3700 device is designed to assert the output signals, as shown in Table 1. Each input terminal can be set to monitor any voltage above 0.4 V using an external resistor divider network. With the use of two input terminals of different polarities, the TPS3700 device forms a window comparator. Broad voltage thresholds can be supported that allow the device to be used in a wide array of applications.

CONDITION	OUTPUT	STATUS
$INA+ > V_{IT+}$	OUTA high	Output A not asserted
INA+ < V <sub>IT</sub>	OUTA low	Output A asserted
$INB - > V_{IT+}$	OUTB low	Output B asserted
INB- < V <sub>IT-</sub>	OUTB high	Output B not asserted

#### Table 1. TPS3700 Truth Table

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Inputs (INA+, INB-)

The TPS3700 device combines two comparators. Each comparator has one external input (inverting and noninverting); the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to the reference voltage (400 mV). Both comparators also have a built-in falling hysteresis that makes the device less sensitive to supply rail noise and ensures stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input for extremely noisy applications to reduce sensitivity to transients and layout parasitics.

For comparator A, the corresponding output (OUTA) is driven to logic low when the input INA+ voltage drops below ( $V_{IT+} - V_{hys}$ ). When the voltage exceeds  $V_{IT+}$ , the output (OUTA) goes to a high-impedance state; see Figure 1.

#### Copyright © 2012–2015, Texas Instruments Incorporated



#### **Feature Description (continued)**

For comparator B, the corresponding output (OUTB) is driven to logic low when the voltage at input INB– exceeds  $V_{IT+}$ . When the voltage drops below  $V_{IT+} - V_{hys}$  the output (OUTB) goes to a high-impedance state; see Figure 1. Together, these comparators form a window-detection function as discussed in *Window Comparator*.

#### 8.3.2 Outputs (OUTA, OUTB)

In a typical TPS3700 application, the outputs are connected to a reset or enable input of the processor (such as a digital signal processor [DSP], central processing unit [CPU], field-programmable gate array [FPGA], or application-specific integrated circuit [ASIC]) or the outputs are connected to the enable input of a voltage regulator (such as a DC-DC or low-dropout regulator [LDO]).

The TPS3700 device provides two open-drain outputs (OUTA and OUTB). Pullup resistors must be used to hold these lines high when the output goes to high impedance (not asserted). By connecting pullup resistors to the proper voltage rails, the outputs can be connected to other devices at the correct interface-voltage levels. The TPS3700 outputs can be pulled up to 18 V, independent of the device supply voltage. By using wired-OR logic, OUTA and OUTB can merge into one logic signal that goes low if either outputs are asserted because of a fault condition.

Table 1 and *Inputs (INA+, INB-)* describe how the outputs are asserted or deasserted. See Figure 1 for a timing diagram that describes the relationship between threshold voltages and the respective output.

#### 8.3.3 Window Comparator

The inverting and noninverting configuration of the comparators forms a window-comparator detection circuit using a resistor divider network, as shown in Figure 14 and Figure 15. The input terminals can monitor any system voltage above 400 mV with the use of a resistor divider network. The INA+ and INB- terminals monitor for undervoltage and overvoltage conditions, respectively.




Figure 14. Window Comparator Block Diagram



#### **Feature Description (continued)**




Figure 15. Window Comparator Timing Diagram

#### 8.3.4 Immunity to Input Terminal Voltage Transients

The TPS3700 device is relatively immune to short voltage transient spikes on the input terminals. Sensitivity to transients depends on both transient duration and amplitude; see the *Minimum Pulse Width vs Threshold Overdrive Voltage* curve (Figure 7) in *Typical Characteristics*.

### 8.4 Device Functional Modes

#### 8.4.1 Normal Operation (V<sub>DD</sub> > UVLO)

When the voltage on  $V_{DD}$  is greater than 1.8 V for at least 150 µs, the OUTA and OUTB signals correspond to the voltage on INA+ and INB– as listed in Table 1.

#### 8.4.2 Undervoltage Lockout ( $V_{(POR)} < V_{DD} < UVLO$ )

When the voltage on  $V_{DD}$  is less than the device UVLO voltage, and greater than the power-on reset voltage,  $V_{(POR)}$ , the OUTA and OUTB signals are asserted and high impedance, respectively, regardless of the voltage on INA+ and INB–.

#### 8.4.3 Power-On Reset ( $V_{DD} < V_{(POR)}$ )

When the voltage on  $V_{DD}$  is lower than the required voltage to internally pull the asserted output to GND ( $V_{(POR)}$ ), both outputs are in a high-impedance state.

TEXAS INSTRUMENTS

www.ti.com

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS3700 device is a wide-supply voltage window comparator that operates over a  $V_{DD}$  range of 1.8 V to 18 V. The device has two high-accuracy comparators with an internal 400-mV reference and two open-drain outputs rated to 18 V for overvoltage and undervoltage detection. The device can be used either as a window comparator or as two independent voltage monitors. The monitored voltages are set with the use of external resistors.

#### 9.1.1 V<sub>PULLUP</sub> to a Voltage Other Than V<sub>DD</sub>

The outputs are often tied to  $V_{DD}$  through a resistor. However, some applications may require the outputs to be pulled up to a higher or lower voltage than  $V_{DD}$  to correctly interface with the reset and enable terminals of other devices.




Figure 16. Interfacing to Voltages Other Than V<sub>DD</sub>



#### **Application Information (continued)**

#### 9.1.2 Monitoring V<sub>DD</sub>

Many applications monitor the same rail that is powering  $V_{DD}$ . In these applications the resistor divider is simply connected to the  $V_{DD}$  rail.





Figure 17. Monitoring the Same Voltage as V<sub>DD</sub>

#### 9.1.3 Monitoring a Voltage Other Than V<sub>DD</sub>

Some applications monitor rails other than the one that is powering  $V_{DD}$ . In these types of applications the resistor divider used to set the desired thresholds is connected to the rail that is being monitored.




NOTE: The inputs can monitor a voltage higher than V<sub>DD</sub>max with the use of an external resistor divider network.

Figure 18. Monitoring a Voltage Other Than V<sub>DD</sub>

### **Application Information (continued)**

#### 9.1.4 Monitoring Overvoltage and Undervoltage for Separate Rails

Some applications may want to monitor for overvoltage conditions on one rail while also monitoring for undervoltage conditions on a different rail. In these applications two independent resistor dividers must be used.



**NOTE**: In this case, OUTA is driven low when an undervoltage condition is detected at the 5-V rail and OUTB is driven low when an overvoltage condition is detected at the 12-V rail.

#### Figure 19. Monitoring Overvoltage for One Rail and Undervoltage for a Different Rail



# 9.2 Typical Application

The TPS3700 device is a wide-supply voltage window comparator that operates over a V<sub>DD</sub> range of 1.8 to 18 V. The monitored voltages are set with the use of external resistors, so the device can be used either as a window comparator or as two independent overvoltage and undervoltage monitors.




Figure 20. Typical Application Schematic

#### 9.2.1 Design Requirements

For this design example, use the values summarized in Table 2 as the input parameters.

#### Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored voltage	12-V nominal rail with maximum rising and falling thresholds of ±10%	V <sub>MON(UV)</sub> = 10.99 V (8.33%) ±2.94%, V <sub>MON(OV)</sub> = 13.14 V (8.33%) ±2.94%

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Resistor Divider Selection

Use Equation 1 through Equation 4 to calculate the resistor divider values and target threshold voltages.

$$\mathsf{R}_{\mathsf{T}} = \mathsf{R}_1 + \mathsf{R}_2 + \mathsf{R}_3$$

(1)

Select a value for  $R_T$  such that the current through the divider is approximately 100 times higher than the input current at the INA+ and INB– terminals. The resistors can have high values to minimize current consumption as a result of low-input bias current without adding significant error to the resistive divider. See the application note *Optimizing Resistor Dividers at a Comparator Input* (SLVA450) for details on sizing input resistors.

Use Equation 2 to calculate the value of  $R_3$ .

$$R_3 = \frac{R_T}{V_{MON(OV)}} \times V_{IT}$$

where:

 $V_{MON(OV)}$  is the target voltage at which an overvoltage condition is detected

(2)

where:

 $V_{MON(no UV)}$  is the target voltage at which an undervoltage condition is removed as  $V_{MON}$  rises

$$R_2 = \left[\frac{R_T}{V_{MON(UV)}} \times (V_{1T+} - V_{hys})\right] - R_3$$

where:

 $V_{MON(UV)}$  is the target voltage at which an undervoltage condition is detected

The worst-case tolerance can be calculated by referring to Equation 13 in application report SLVA450, *Optimizing Resistor Dividers at a Comparator Input* (available for download at www.ti.com). An example of the rising threshold error,  $V_{MON(OV)}$ , is given in Equation 5.

% ACC = % TOL(V<sub>IT+(INB)</sub>) + 2 × 
$$\left(1 - \frac{V_{IT+(INB)}}{V_{MON(OV)}}\right)$$
 × % TOL<sub>R</sub> = 1% + 2 ×  $\left(1 - \frac{0.4}{13.2}\right)$  × 1% = 2.94% (5)

# 9.2.2.2 Pullup Resistor Selection

To ensure proper voltage levels, the pullup resistor value is selected by ensuring that the pullup voltage divided by the resistor does not exceed the sink-current capability of the device. This confirmation is calculated by verifying that the pullup voltage minus the output-leakage current ( $I_{lkg(OD)}$ ) multiplied by the resistor is greater the desired logic-high voltage. These values are specified in the *Electrical Characteristics*.

Use Equation 6 to calculate the value of the pullup resistor.

$$\frac{(V_{HI} - V_{PU})}{I_{lkg(OD)}} \ge R_{PU} \ge \frac{V_{PU}}{I_{O}}$$

### 9.2.2.3 Input Supply Capacitor

Although an input capacitor is not required for stability, connecting a  $0.1-\mu$ F low equivalent series resistance (ESR) capacitor across the V<sub>DD</sub> terminal and GND terminal is good analog design practice. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source.

### 9.2.2.4 Input Capacitors

Although not required in most cases, for extremely noisy applications, placing a 1-nF to 10-nF bypass capacitor from the comparator inputs (INA+, INB–) to the GND terminal is good analog design practice. This capacitor placement reduces device sensitivity to transients.

 $R_{2} = \left(\frac{R_{T}}{V_{MON} (no UV)} \times V_{IT+}\right) - R_{3}$ 

Use Equation 3 or Equation 4 to calculate the value of R<sub>2</sub>.

(3)


(4)

Copyright © 2012-2015, Texas Instruments Incorporated



#### 9.2.3 Application Curves

At  $T_J = 25^{\circ}C$ 



### 9.3 Do's and Don'ts

It is good analog design practice to have a  $0.1-\mu F$  decoupling capacitor from V<sub>DD</sub> to GND.

If the monitored rail is noisy, connect decoupling capacitors from the comparator inputs to GND.

Do not use resistors for the voltage divider that cause the current through them to be less than 100 times the input current of the comparators without also accounting for the effect to the accuracy.

Do not use pullup resistors that are too small, because the larger current sunk by the output then exceeds the desired low-level output voltage ( $V_{OL}$ ).



# **10** Power-Supply Recommendations

These devices are designed to operate from an input voltage supply range between 1.8 V and 18 V.

### 11 Layout

#### 11.1 Layout Guidelines

Placing a  $0.1-\mu$ F capacitor close to the V<sub>DD</sub> terminal to reduce the input impedance to the device is good analog design practice. The pullup resistors can be separated if separate logic functions are needed (see Figure 23) or both resistors can be tied to a single pullup resistor if a logical AND function is desired.

#### 11.2 Layout Example




Figure 23. TPS3700 Layout Schematic



# **12 Device and Documentation Support**

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 Evaluation Modules

Two evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TPS3700. The TPS3700EVM-114 evaluation module and the TPS3700EVM-202 evaluation module (and the related user's guides) can be requested at the Texas Instruments website through the TPS3700 product folder or purchased directly from the TI eStore.

#### 12.1.2 Device Nomenclature

Table 3. Device Nomenclature					
PRODUCT	DESCRIPTION				
TPS3700 <b>yyyz</b>	<b>yyy</b> is package designator <b>z</b> is package quantity				

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation, see the following:

- Application report, Using the TPS3700 as a Negative Rail Over- and Undervoltage Detector, SLVA600
- Application report, Optimizing Resistor Dividers at a Comparator Input, SLVA450
- TPS3700EVM-114 Evaluation Module User Guide, SLVU683
- TPS3700EVM-202 Evaluation Module User Guide, SLVU950

### 12.3 Trademarks

All trademarks are the property of their respective owners.

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).





NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




# **MECHANICAL DATA**



- B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - D. This package is lead-free.





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
    E. Customers should contact their board fabrication site for solder mask tolerances.





11-Jun-2014

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3700DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXVQ	Samples
TPS3700DDCR2	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PB4Q	Samples
TPS3700DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXVQ	Samples
TPS3700DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BE	Samples
TPS3700DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BE	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

11-Jun-2014

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3700 :

Automotive: TPS3700-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3700DDCR	SOT	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3700DDCR2	SOT	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2
TPS3700DDCT	SOT	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3700DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS3700DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

11-Jun-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3700DDCR	SOT	DDC	6	3000	195.0	200.0	45.0
TPS3700DDCR2	SOT	DDC	6	3000	195.0	200.0	45.0
TPS3700DDCT	SOT	DDC	6	250	195.0	200.0	45.0
TPS3700DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS3700DSET	WSON	DSE	6	250	203.0	203.0	35.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.