

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LV8746V — PWM Const

PWM Constant-Current Control Stepping Motor Driver

Overview

The LV8746V is a stepping motor driver corresponding to the W1-2 aspect excitation drive that the selection of CLK-IN input and a parallel input is possible. It is ideally suited for driving brushed DC motors and stepping motors used in office equipment and amusement applications.

Features

- PWM current control stepping motor driver incorporated.
- BiCDMOS process IC
- Low on resistance (upper side : 0.84Ω ; lower side : 0.7Ω ; total of upper and lower : 1.54Ω ; Ta = 25° C, IO = 1A)
- Excitation mode can be set to 2-phase, 1-2 phase Full torque, 1-2 phase, or W1-2 phase
- CLK-IN input and a parallel input can be selected.
- Motor current selectable in four steps
- Output short-circuit protection circuit (selectable from latch-type or auto-reset-type) incorporated
- Unusual condition warning output pins
- No control power supply required

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VM max		38	V
Output peak current	I _O peak	tw ≤ 10ms, duty 20%	1.2	Α
Output current	I _O max		1	Α
Logic input voltage	V _{IN}		-0.3 to +6	٧
EMO input voltage	Vemo		-0.3 to +6	V

Continued on next page.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV8746V

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings	Unit
Allowable power dissipation	Pd max	Ta ≤ 85°C *	3.1	W
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

^{*} Specified circuit board : 90.0mm×90.0mm×1.6mm, glass epoxy 2-layer board, with backside mounting.

Allowable Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VM		9 to 35	V
Logic input voltage	V _{IN}		0 to 5.5	V
VREF input voltage range	VREF		0 to 3	V

Electrical Characteristics at Ta = 25 °C, VM = 24V, VREF = 1.5V

Parameter Symbol Conditions	Doromotor		Cumbal	Conditions		Ratings		Linit	
Current drain IM ST = "H", OE = "L", with no load 3.3 5 mA VREGS output voltage Vreg5 I _O = -1mA 4.5 5 5.5 V Thermal shutdown temperature TSD Design guarantee 150 180 210 °C Motor driver Output on resistance 0.84 1.1 Ω Rond I _O = 1A, Upper-side on resistance 0.7 0.9 Ω Output leakage current I _O log IA, Lower-side on resistance 0.7 0.9 Ω Diode forward voltage VD ID = -1A 1.0 1.3 V Logic pin input current(other ST) II _{IN} L V _{IN} = 0.8V 3 8 15 µA Logic pin input current(other ST) II _{IN} L V _{IN} = 5V 50 78 110 µA Logic pin input current(other ST) II _{IN} L V _{IN} = 5V 3 8 15 µA Logic pin input current(other ST) II _{IN} L V _{IN} = 5V 30	Para	meter	Symbol	Conditions	min	typ	max	Offic	
VregS 10 = -1mA	Standby mode cu	ırrent drain	IMst	ST = "L"		190	300	μΑ	
Thermal shutdow temperature TSD Design guarantee 150 180 210 °C	Current drain		IM	ST = "H", OE = "L", with no load		3.3	5	mA	
Thermal hysteresis width	VREG5 output vo	oltage	Vreg5	I _O = -1mA	4.5	5	5.5	V	
Motor driver Output on resistance 0.84 1.1 Ω Cutput leakage current Ic)eak Ic) = 1A, Lower-side on resistance 0.7 0.9 Ω Diode forward voltage VD ID = -1A 1.0 1.3 V Logic pin input current(ST) I _{IN} L V _{IN} = 0.8V 3 8 15 µA Logic pin input current(other ST) I _{IN} L V _{IN} = 0.8V 3 8 15 µA Logic high-level input voltage V _{IN} H V _{IN} = 0.8V 3 8 15 µA Logic high-level input voltage V _{IN} H V _{IN} = 0.8V 3 8 15 µA Logic tow-level input voltage V _{IN} H V _{IN} = 0.0 3 0.0 7 µA Logic tow-level input voltage V _{IN} L Step 0 (When initialized : channel 1 0.29 0.3 0.31 V Current setting comparator threshold voltage Vidac2_W Step 2 ((Initial state+1) 0.29 0.3 0.31 V Vidac2_W <td>Thermal shutdow</td> <td>n temperature</td> <td>TSD</td> <td>Design guarantee</td> <td>150</td> <td>180</td> <td>210</td> <td>°C</td>	Thermal shutdow	n temperature	TSD	Design guarantee	150	180	210	°C	
Output on resistance Ronu I _Q = 1A, Upper-side on resistance 0.84 1.1 Ω Output leakage current I _Q leak 50 µA Diode forward voltage VD ID = -1A 1.0 1.3 V Logic pin input current(ST) I _{II} NL V _{IN} = 0.8V 3 8 15 µA Logic pin input current(other ST) I _{II} NL V _{IN} = 0.8V 3 8 15 µA Logic high-level input voltage V _{II} NL V _{IN} = 0.8V 3 8 15 µA Logic low-level input voltage V _{II} NL V _{IN} = 0.8V 30 50 70 µA Logic low-level input voltage V _{IN} L V _I NL 2.0 V V Logic low-level input voltage V _{IN} L V _I NL 0.0 0.3 0.31 V Current setting comparator threshold voltage V _I NL Step 0 (When initialized : channel 1 comparator level) 0.29 0.3 0.31 V Vidac2_W Step 2 (initial state+1) 0.185 0	Thermal hysteres	sis width	ΔTSD	Design guarantee		40		°C	
Rond I_O = 1A, Lower-side on resistance 0.7 0.9 Ω	Motor driver								
Output leakage current Ioleak Io	Output on resista	nce	Ronu	I _O = 1A, Upper-side on resistance		0.84	1.1	Ω	
Diode forward voltage VD ID = -1A 1.0 1.3 V			Rond	I _O = 1A, Lower-side on resistance		0.7	0.9	Ω	
Logic pin input current(ST)	Output leakage o	urrent	l _O leak				50	μА	
In N N N N N N N N N	Diode forward vo	Itage	VD	ID = -1A		1.0	1.3	V	
Logic pin input current (other ST) IN/L IN/H V/IN = 0.8V 3 8 15 μA Logic high-level input voltage VIN/H 2.0 V V Logic low-level input voltage VIN/L 0.8 V Logic low-level input voltage VIN/L 0.8 V Current setting comparator threshold voltage W1-2-phase drive drive Vtdac0_W Step 0 (When initialized : channel 1 o.29 o.3 o.31 o.31 v V Current setting comparator threshold voltage (CLK-IN input) 1-2 phase drive (Full torque) Vtdac0_M Step 0 (When initialized : channel 1 o.29 o.3 o.31 o.31 v V 1-2 phase drive (Full torque) Vtdac0_M Step 0 (When initialized : channel 1 o.29 o.3 o.3 o.31 v V 1-2 phase drive (Full torque) Vtdac0_M Step 0 (When initialized : channel 1 o.29 o.3 o.3 o.31 v V 1-2 phase drive (Full torque) Vtdac0_M Step 0 (When initialized : channel 1 o.29 o.3 o.3 o.31 v V 1-2 phase drive (Full torque) Vtdac0_M Step 2 (initial state+1) 0.29 o.3 o.3 o.31 v V Current setting comparator (previon) Vtdac1 o.1 o.1 i.1 i.1 i.1 i.1 i.1 i.1 i.1 i.1 i.1 i	Logic pin input cu	ırrent(ST)	I _{IN} L	V _{IN} = 0.8V	3	8	15	μА	
In In In In In In In In			I _{IN} H	V _{IN} = 5V	50	78	110	μА	
Logic high-level input voltage Vinh	Logic pin input cu	ırrent(other ST)	I _{IN} L	V _{IN} = 0.8V	3	8	15	μА	
Logic low-level input voltage VinL Step 0 (When initialized : channel 1 0.29 0.3 0.31 V			I _{IN} H	V _{IN} = 5V	30	50	70	μА	
Current setting comparator threshold voltage (parallel input) Vidac2_H Vidac2_F Step 2 (Initial state+1) 0.29 0.3 0.31 V Vidac2_H Vidac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V Vidac2_H Vidac2_H Step 2 (Initial state+3) 0.09 0.1 0.11 V Vidac2_H Vidac2_H Step 2 (Initial state+1) 0.185 0.2 0.215 V Vidac2_H Vidac2_H Step 2 (Initial state+3) 0.09 0.1 0.11 V V Vidac2_H Vidac2_H Step 2 (Initial state+1) 0.185 0.2 0.215 V V Vidac2_H Step 2 (Initial state+1) 0.185 0.2 0.215 V V Vidac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V V Vidac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V V V V V V V V V	Logic high-level i	nput voltage	V _{IN} H		2.0			V	
Current setting comparator threshold voltage (CLK-IN input) 2 phase drive Vtdac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V Vtdac2_H Step 2 (Initial state+2) 0.185 0.2 0.215 V Vtdac2_M Step 3 (Initial state+3) 0.09 0.1 0.11 V Vtdac2_M Vtdac2_M Step 0 (When initialized : channel 1 0.29 0.3 0.31 V Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V Vtdac2_H Step 0 (When initialized : channel 1 0.29 0.3 0.31 V Vtdac2_H Step 0 (When initialized : channel 1 0.29 0.3 0.31 V Vtdac2_H Step 2 (Initial state+1) 0.29 0.3 0	Logic low-level in	put voltage	V _{IN} L				0.8	V	
Current setting comparator threshold voltage (CLK-IN input) Vidac2_W Step 2 (Initial state+2) 0.185 0.2 0.215 V Current setting comparator threshold voltage (CLK-IN input) 1-2 phase drive (Full torque) Vtdac0_M Step 0 (When initialized : channel 1 comparator level) 0.29 0.3 0.31 V Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V Vtdac2_M Step 0 (When initialized : channel 1 comparator level) 0.29 0.3 0.31 V Vtdac2_H Step 0 (When initialized : channel 1 comparator level) 0.29 0.3 0.31 V Vtdac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V Current setting comparator threshold voltage (parallel input) Vtdac01 101 = H, 111 = H 0.185 0.2 0.215 V Vtdac10 102 = H, 111 = L 0.09 0.1 0.11 V		· ·	Vtdac0_W	' '	0.29	0.3	0.31	V	
Current setting comparator threshold voltage (CLK-IN input) Vtdac3_W Step 3 (Initial state+3) 0.09 0.1 0.11 V comparator threshold voltage (CLK-IN input) Current setting comparator threshold voltage (CLK-IN input) 1-2 phase drive (Full torque) Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V Current setting comparator threshold voltage (parallel input) Vtdac2_H Step 2 (Initial state+1) 0.29 0.3 0.31 V Current setting comparator threshold voltage (parallel input) Vtdac11 I01 = H , I11 = H 0.29 0.3 0.31 V Current setting comparator threshold voltage (parallel input) Vtdac01 I01 = H , I11 = H 0.185 0.2 0.215 V Current setting comparator threshold voltage (parallel input) Vtdac01 I01 = H , I11 = H 0.185 0.2 0.215 V Current setting comparator threshold voltage (parallel input) Vtatt00 ATT1 = L, ATT2 = L 0.29 0.3 0.31 V Current setting comparator threshold voltage (current attenuation rate switching) Vtatt00 AT			Vtdac1_W	Step 1 (Initial state+1)	0.29	0.3	0.31	V	
comparator threshold voltage (CLK-IN input) 1-2 phase drive (Full torque) Vidac2_M Step 0 (When initialized : channel 1 comparator level) 0.09 0.31 V volum (V volum (V volum) V volum (V volum) <th< td=""><td></td><td></td><td>Vtdac2_W</td><td>Step 2 (Initial state+2)</td><td>0.185</td><td>0.2</td><td>0.215</td><td>V</td></th<>			Vtdac2_W	Step 2 (Initial state+2)	0.185	0.2	0.215	V	
threshold voltage (CLK-IN input) 1-2 phase drive Vtdac2_M Step 0 (When initialized : channel 1 0.29 0.3 0.31 V	J		Vtdac3_W	Step 3 (Initial state+3)	0.09	0.1	0.11	V	
(CLK-IN input) Vtdac2_M Step 2 (Initial state+1) 0.185 0.2 0.215 V 1-2 phase drive (Full torque) Vtdac0_H Step 0 (When initialized : channel 1 0.29 0.3 0.31 V Current setting comparator threshold voltage (parallel input) Vtdac11 I01 = H, I11 = H 0.29 0.3 0.31 V Current setting comparator threshold voltage (parallel input) Vtdac01 I01 = H, I11 = H 0.185 0.2 0.215 V Current setting comparator threshold voltage (current attenuation rate switching) Vtatt00 ATT1 = L, ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = H, ATT2 = H 0.135 0.15 0.165 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz	threshold	1-2 phase drive	Vtdac0_M	. ,	0.29	0.3	0.31	V	
1-2 phase drive (Full torque)	•		Vtdac2_M	Step 2 (Initial state+1)	0.185	0.2	0.215	V	
2 phase drive Vtdac2_F Step 2 0.29 0.3 0.31 V	(OLIV III III pat)		Vtdac0_H	' '	0.29	0.3	0.31	V	
Current setting comparator threshold voltage (parallel input) Vtdac11 I01 = H , I11 = H 0.29 0.3 0.31 V Current setting comparator threshold voltage (current attenuation rate switching) Vtdac01 I01 = L , I11 = H 0.185 0.2 0.215 V Current setting comparator threshold voltage (current attenuation rate switching) Vtatt00 ATT1 = L , ATT2 = L 0.29 0.3 0.31 V Vtatt01 ATT1 = H , ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = L , ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H , ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz			Vtdac2_H	Step 2 (Initial state+1)	0.29	0.3	0.31	V	
threshold voltage (parallel input) Vtdac01 I01 = L , I11 = H 0.185 0.2 0.215 V Current setting comparator threshold voltage (current attenuation rate switching) Vtatt00 ATT1 = L, ATT2 = L 0.29 0.3 0.31 V Vtatt01 ATT1 = H, ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz		2 phase drive	Vtdac2_F	Step 2	0.29	0.3	0.31	V	
(parallel input) Vidac10 I01 = H , I11 = L 0.09 0.11 V Current setting comparator Vtatt00 ATT1 = L, ATT2 = L 0.29 0.3 0.31 V threshold voltage Vtatt01 ATT1 = H, ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz	Current setting co	omparator	Vtdac11	I01 = H , I11 = H	0.29	0.3	0.31	V	
Current setting comparator threshold voltage (current attenuation rate switching) Vtatt00 ATT1 = L, ATT2 = L 0.29 0.3 0.31 V Vtatt01 ATT1 = H, ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz	•		Vtdac01	I01 = L , I11 = H	0.185	0.2	0.215	V	
threshold voltage (current attenuation rate switching) Vtatt01 ATT1 = H, ATT2 = L 0.185 0.2 0.215 V Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz	(parallel input)		Vtdac10	I01 = H , I11 = L	0.09	0.1	0.11	V	
(current attenuation rate switching) Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20 K Ω 45 62.5 75 kHz	Current setting co	omparator	Vtatt00	ATT1 = L, ATT2 = L	0.29	0.3	0.31	V	
Vtatt10 ATT1 = L, ATT2 = H 0.135 0.15 0.165 V Vtatt11 ATT1 = H, ATT2 = H 0.09 0.1 0.11 V Chopping frequency Fchop Rchop = 20KΩ 45 62.5 75 kHz	•	threshold voltage		ATT1 = H, ATT2 = L	0.185	0.2	0.215	V	
Chopping frequency Fchop Rchop = $20K\Omega$ 45 62.5 75 kHz	(current attenuation rate switching)		Vtatt10	ATT1 = L, ATT2 = H	0.135	0.15	0.165	V	
			Vtatt11	ATT1 = H, ATT2 = H	0.09	0.1	0.11	V	
VREF pin input current Iref VREF = 1.5V -0.5 μA	Chopping freque	ncy	Fchop	Rchop = 20 K Ω	45	62.5	75	kHz	
	VREF pin input c	urrent	Iref	VREF = 1.5V	-0.5			μА	


Continued on next page.


LV8746V

Continued from preceding page.						
Darameter	Parameter Symbol Conditions	Ratings			11.2	
Parameter	Symbol	TIDOI CONTUINOTIS	min	typ	max	Unit
Charge pump						
VG output voltage	VG		28	28.75	30	V
Rise time	tONG	VG = 0.1μF			0.5	mS
Oscillator frequency	Fosc	Rchop = 20 K Ω	90	125	150	kHz
Output short-circuit protection						
EMO pin saturation voltage	Vsatemo	lemo = 1mA		80	160	mV
CEM pin charge current	Icem	Vcem = 0V	7	10	13	μΑ
CEM pin threshold voltage	Vthcem		0.8	1.0	1.2	V

Package Dimensions

unit : mm (typ) 3333






Substrate Specifications (Substrate recommended for operation of LV8746V)


Size : $90\text{mm} \times 90\text{mm} \times 1.6\text{mm}$ (two-layer substrate [2SOP])

Material : Glass epoxy

Copper wiring density : L1 = 85% / L2 = 90%



L1: Copper wiring pattern diagram



L2 : Copper wiring pattern diagram

Cautions

- 1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.
- 2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.


Accordingly, the design must ensure these stresses to be as low or small as possible.

The guideline for ordinary derating is shown below:


- (1)Maximum value 80% or less for the voltage rating
- (2)Maximum value 80% or less for the current rating
- (3)Maximum value 80% or less for the temperature rating
- 3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

Pin Assignment



Block Diagram



LV8746V

Pin Functions

Pin Fu	inctions	T	
Pin No.	Pin Name	Pin Functtion	Equivalent Circuit
6	ATT2	Motor holding current switching pin.	
7	ATT1	Motor holding current switching pin.	
13	RST/PH1	CLK-IN is input , RESET input pin /	
10	KOI/I III	1	
		Parallel is input , Channel 1	VREG5 ○ ◆ ◆
		forward/reverse rotation pin.	
14	STP/I01	CLK-IN is input , STEP signal input pin /	<u> </u>
		Parallel is input , Channel 1 output	↑
		control input pin.	│
15	FR/I11	CLK-IN is input , forward/reverse signal	Y 7
		input pin / Parallel is input , Channel 1	6kΩ
		output control input pin.	
16	MD2/PH2	CLK-IN is input , Excitation mode	
		switching pin / Parallel is input, Channel	
		2 forward/reverse rotation pin.	‡
17	MD1/I02	CLK-IN is input , Excitation mode	
17	WID 1/102	switching pin / Parallel is input , Channel	
		1	OND O
4.0	5.4	2 output control input pin.	GND O + +
18	DM	Drive mode switching pin.	
19	OE/I12	CLK-IN is input , output enable signal	
		input pin / Parallel is input , Channel 2	
		output control input pin.	
20	ST	Chip enable pin.	VREG5 ○ •
			VILLOUG
			*
			Ť
			∑
			10kΩ
			10kΩ
			★ → → → → → → → →
			\\$50kΩ
			GND O
			GINDO
24	OUT2B	Channel 2 OUTB output pin.	<u> </u>
25	PGND2	Power system ground pin2.	(38)
42	PGND1	Power system ground pin1.	[
29	VM2	Channel 2 motor power supply	
-	· · · · · ·	connection pin.	
31	RF2	Channel 2 current-sense resistor	
31	131 4		$ \hspace{.1cm} \hspace{.1cm} \longrightarrow \hspace{1cm} \mid \hspace{.1cm} \downarrow \hspace{.1cm} \downarrow \hspace{.1cm} \downarrow \hspace{.1cm} \mid \hspace$
	OLITO A	connection pin.	
33	OUT2A	Channel 2 OUTA output pin.	
34	OUT1B	Channel 1 OUTB output pin.	4333-
36	RF1	Channel 1 current-sense resistor	
		connection pin.	▎ │ │ ─────┴
38	VM1	Channel 1 motor power supply pin.	
43	OUT1A	Channel 1 OUTA output pin.	
1			2kΩ 560Ω W
1			25(42) → → 560Ω,
			[] [36] · · · · · [
			31)
			GND O •

Continued on next page.

Continued from preceding page. Pin No. Pin Name Pin Functtion Equivalent Circuit 1 VG Charge pump capacitor connection pin. (3) (4) (1) 2 VM Motor power supply connection pin. VREG5 O-3 CP2 Charge pump capacitor connection pin. 4 CP1 Charge pump capacitor connection pin. ≱100Ω GND C 21 VREF Constant current control reference VREG5 Ovoltage input pin. 560Ω GND ○ 5 VREG5 Internal power supply capacitor VM Oconnection pin. -⁄⁄⁄√-2kΩ **⋚**71kΩ ≶26kΩ GND ○ 8 EMO Output short-circuit state warning output VREG5 ○

GND O-

Continued on next page.

LV8746V

	from preceding p		
Pin No.	Pin Name	Pin Functtion	Equivalent Circuit
9	CEM	Pin to connect the output short-circuit state detection time setting capacitor.	VREG5 ○ 560Ω GND ○
11	RCHOP	Chopping frequency setting resistor connection pin.	VREG5 O SOUTH STATE OF THE STA
22	GND	Ground.	
10,12 23,26 27,28 30,32 35,37 39,40 41,44	NC	No Connection (No internal connection to the IC)	

Description of operation

Input Pin Function

(1) Chip enable function

This IC is switched between standby and operating mode by setting the ST pin. In standby mode, the IC is set to power-save mode and all logic is reset. In addition, the internal regulator circuit and charge pump circuit do not operate in standby mode.

ST	Mode	Internal regulator	Charge pump
Low or Open	Standby mode	Standby	Standby
High	Operating mode	Operating	Operating

(2) Input control method switching pin function

The IC input control method is switched by setting the DM pin. The CLK-IN input control and the parallel input control can be selected by setting the DM pin.

DM	Input control method
Low or Open	CLK-IN input control
High	Parallel input control

CLK-IN input control (DM = Low or Open)

(1) STEP pin function

Inj	out	Operating mode
ST	STP	
Low	*	Standby mode
High		Excitation step proceeds
High	—	Excitation step is kept

(2) Excitation mode setting function

MD1	MD2	Excitation mode	Initial p	osition
			Channel 1	Channel 2
Low	Low	2 phase excitation	100%	-100%
High	Low	1-2 phase excitation (Full torque)	100%	0%
Low	High	1-2 phase excitation	100%	0%
High	High	W1-2 phase excitation	100%	0%

This is the initial position of each excitation mode in the initial state after power-on and when the counter is reset.

(3) Setting constant-current control reference voltage

County Contain Control Control Control					
ATT1	ATT2	Current setting reference voltage			
Low	Low	VREF / 5 x 100%			
High	Low	VREF / 5 x 67%			
Low	High	VREF / 5 x 50%			
High	High	VREF / 5 x 33%			

The voltage input to the VREF pin can be switched to four-step settings depending on the statuses of the two inputs, ATT1 and ATT2. This is effective for reducing power consumption when motor holding current is supplied.

Set current value calculation method.

The reference voltage is set by the voltage applied to the VREF pin and the two inputs ATT1 and ATT2. The output current (output current at a constant-current drive current ratio of 100%) can be set from this reference voltage and the RF resistance value.


IOUT = (VREF/5) ×(current attenuation ratio)/ RF resistance

Example : At VREF of 1.5V, a reference voltage setting of 100% [(ATT1, ATT2) = (L, L)] and an RF resistance of 0.5Ω , the output current is set as shown below.

$$I_{OUT} = 1.5 V/5 \times 100\%/0.5\Omega = 0.6 A$$

(4) Reset function


RST	Operating mode	
Low	Normal operation	
High	Reset state	



When the RST pin is set to High, the excitation position of the output is forcibly set to the initial state. When RST is then set to Low, the excitation position is advanced by the next STEP input.

(5) Output enable function

OE Operating mode	
Low	Output ON
High	Output OFF




When the OE pin is set High, the output is forced OFF and goes to high impedance.

However, the internal logic circuits are operating, so the excitation position proceeds when the STEP signal is input. Therefore, when OE is returned to Low, the output level conforms to the excitation position proceeded by the STEP input.

(6) Forward/reverse switching function


FR	Operating mode	
Low	CW	
High	CCW	




The internal D/A converter proceeds by one bit at the rising edge of the input STEP pulse. In addition, CW and CCW mode are switched by setting the FR pin. In CW mode, the channel 2 current phase is delayed by 90° relative to the channel 1 current. In CCW mode, the channel 2 current phase is advanced by 90° relative to the channel 1 current.

(7) Chopping frequency setting

For constant-current control, chopping operation is made with the frequency determined by the external resistor The chopping frequency to be set with the resistance connected to the RCHOP pin (pin 11) is as shown below.



(8) Output current vector locus (one step is normalized to 90 degrees)




Setting current ration in each excitation mode


STEP	W1-2 ph	nase (%)	1-2 pha	ase (%)	1-2 phase fu	Il torque (%)	2-phas	e (%)
	Channel 1	Channel 2	Channel 1	Channel 2	Channel 1	Channel 2	Channel 1	Channel 2
θ0	0	100	0	100	0	100		
θ1	33.3	100						
θ2	66.7	66.7	66.7	66.7	100	100	100	100
θ3	100	33.3						
θ4	100	0	100	0	100	0		

(9) Typical current waveform in each excitation mode


2-phase excitation (CW mode)




1-2 phase excitation Full torque (CW mode)



1-2 phase excitation Full torque (CW mode)




W1-2 phase excitation (CW mode)




(10) Current control operation specification

(Sine wave increasing direction)



(Sine wave decreasing direction)



In each current mode, the operation sequence is as described below:

- At rise of chopping frequency, the CHARGE mode begins. (The section in which the CHARGE mode is forced regardless of the magnitude of the coil current (ICOIL) and set current (IREF) exists for 1/16 of one chopping cycle.)
- The coil current (ICOIL) and set current (IREF) are compared in this forced CHARGE section.

When (ICOIL<IREF) state exists in the forced CHARGE section;

CHARGE mode up to ICOIL \geq IREF, then followed by changeover to the SLOW DECAY mode, and finally by the FAST DECAY mode for the 1/16 portion of one chopping cycle.

When (ICOIL<IREF) state does not exist in the forced CHARGE section;

The FAST DECAY mode begins. The coil current is attenuated in the FAST DECAY mode till one cycle of chopping is over.

Above operations are repeated. Normally, the SLOW (+FAST) DECAY mode continues in the sine wave increasing direction, then entering the FAST DECAY mode till the current is attenuated to the set level and followed by the SLOW DECAY mode.

Parallel input control (DM-High)

(1) Parallel input control logic

I01(02)	I11(12)	Output current (IO)
Low	Low	0
High	Low	$I_O = ((VREF/5)/RF) \times 1/3$
Low	High	$I_O = ((VREF/5)/RF) \times 2/3$
High	High	I _O = (VREF/5)/RF

PH1(2)	current direction
Low	$OUTB \to OUTA$
High	$OUTA \to OUTB$


(2) Setting constant-current control reference voltage

The constant current control standard voltage setting function is the same specification as the CLK-IN input control.


(3) Current control function


The current control function is the same use as the CLK-IN input control.


(4) Typical current waveform in each excitation mode when stepping motor parallel input control 2-phase excitation (CW mode)




1-2 phase excitation full torque (CW mode)










Output short-circuit protection function

This IC incorporates an output short-circuit protection circuit that, when the output has been shorted by an event such as shorting to power or shorting to ground, to prevent the thing that IC destroys, the output short-circuit protection circuit that turns off the output is built into.

(1) Protection function operation(Latch type)

The detection of the output short-circuited state by the IC causes the output short-circuit protection circuit to be activated.

When the short-circuited state continues for the period of time set using the internal timer (approximately 4μ s), the output in which the short-circuiting has been detected is first set to OFF. After this, the output is set to ON again as soon as the timer latch time (Tcem) described later has been exceeded, and if the short-circuited state is still detected, all the outputs of the channel concerned are switched to the standby mode, and this state is held. This state is released by setting ST to low.



(2) Unusual condition warning output pins (EMO)

IC is provided with the EMO pin which notifies the CPU of an unusual condition if the protection circuit operates by detecting an unusual condition of the IC. This pin is of the open-drain output type and when an unusual condition is detected, the EMO output is placed in the ON (EMO = Low) state.

Furthermore, the EMO pin is placed in the ON state when one of the following conditions occurs.

- 1. Shorting-to-power, shorting-to-ground, or shorting-to-load occurs at the output pin and the output short-circuit protection circuit is activated.
- 2. The IC junction temperature rises and the thermal protection circuit is activated.

(3) Timer latch time (Tcem)


The time taken for the output to be set to OFF when the output has been short-circuited can be set using capacitor Ccem, connected between the CEM pin and GND. The value of capacitor Ccem is determined by the formula given below.

Timer latch : Tcem \sim Ccem \times Vtcem/Icem [sec]

Vtcem : Comparator threshold voltage, typ 1V Icem : CEM pin charge current, typ $10\mu A$

Charge Pump Circuit


When the ST pin is set High, the charge pump circuit operates and the VG pin voltage is boosted from the VM voltage to the VM + VREG5 voltage. If the VG pin voltage is not boosted sufficiently, the output cannot be controlled, so be sure to provide a wait time of tONG or more after setting the ST pin High before starting to drive the motor.



VG Pin Voltage Schematic View

Application Circuit Example

• Clock Inn mode application circuit



The setting conditions for the above circuit diagram example are as follows:

- 2-phase excitation (MD1/I02 = Low, MD2/PH2 = Low)
- Reset function fixed to normal operation (RST = Low)
- Chopping frequency : 62.5kHz (RCHOP = 20k Ω)


ATT1	ATT2	Current setting reference voltage
Low	Low	VREF/5×100%
High	Low	VREF/5×67%
Low	High	VREF/5×50%
High	High	VREF/5×33%

The set current value is as follows:

 $I_{OUT} = (VREF/5 \times Voltage setting ratio) / RF$

Example) When ATT=Low,ATT2=Low (VREF = 1.5V,RF=0.51
$$\Omega$$
) I_{OUT} = (1.5V / 5 \times 1) / 0.51 Ω = 0.6A

• DC motor driver circuit (DM = High, and the current limit function is in use.)



The setting conditions for the above circuit diagram example are as follows:

• Chopping frequency : 62.5kHz (RCHOP = 20k Ω)

101(02)	I11(12)	Output current (I _O)	
Low	Low	0	
High	Low	$I_{O} = ((VREF/5) / RF) \times 1/3$	
Low	High	$I_{O} = ((VREF/5) / RF) \times 2/3$	
High	High	I _O = (VREF/5) / RF	

PH1(2)	Electrical current direction
Low	$OUTB \rightarrow OUTA$
High	$OUTA \rightarrow OUTB$

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of Octorber, 2009. Specifications and information herein are subject to change without notice.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.