


Functional Diagram



Absolute Maximum Ratings

(All voltages referenced to GND, unless otherwise noted.)

V24	-70V to +65V
REG	-0.3V to (V ₅ + 16V)
V ₅ , V _L	-0.3V to +6V
V33	-0.3V to (V ₅ + 0.3V)
C/Q, DO, DI	MIN: Larger of -70V and (V ₂₄ - 70V) to MAX: the lower of +70V and (V ₂₄ + 70V)

Logic Inputs:

CS/PP, TXEN, TX, LED1IN, LI, UARTSEL, CLK/TXEN/200MA, SPI/PIN, SDI/TX/NPN	-0.3V to (V _L + 0.3V)
---	----------------------------------

Logic Outputs:

RX, LI, LO WU, SDO/RX/THSH	-0.3V to (V _L + 0.3V)
IRQ/OC	-0.3V to +6V
LED1, LED2	-0.3V to (V ₅ + 0.3V)

Continuous Current Into GND and V24	±1A
Continuous Current Into C/Q and DO	±500mA
Continuous Current Into V5 and REG	±100mA
Continuous Current Into Any Other Pin	±50mA
Continuous Power Dissipation	
TQFN (derate 27.8mW/°C above +70°C)	2222mW
WLP (derate 22.7mW/°C above +70°C)	1816mW
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature	Internally Limited
Storage Temperature Range	-65°C to +150°C
Soldering Temperature (reflow, TQFN and WLP)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ _{JA})	36°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	3°C/W

WLP

Junction-to-Ambient Thermal Resistance (θ _{JA})	44°C/W
---	--------

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

(V₂₄ = 9V to 60V, V₅ = 4.5V to 5.5V, V_L = 2.5V to 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V_L or GND; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V₂₄ = 24V, V₅ = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V24 Supply Voltage	V ₂₄			9		60	V
V24 Undervoltage-Lockout Threshold	V _{24UVLO}	V ₂₄ rising		6	7.8	9	V
		V ₂₄ falling		6	7.2	9	
V24 Undervoltage-Lockout-Threshold Hysteresis	V _{24UVLO_HYST}				570		mV
V24 Supply Current	I ₂₄	V5 powered externally, REG is unconnected	C/Q and DO disabled (CQ_Dis = 1, DO_Dis = 1)		0.14	0.5	mA
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO high, no load on C/Q or DO		1.1	1.75	
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO low, no load on C/Q or DO		1.4	1.8	

DC Electrical Characteristics (continued)

(V_{24} = 9V to 60V, V_5 = 4.5V to 5.5V, V_L = 2.5V to 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V_L or GND; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = 24V, V_5 = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V24 Low-Voltage Warning Threshold	V _{24W}			14.5	16.5	18	V
V5 Supply Voltage				4.5		5.5	V
V5 Undervoltage-Lockout Threshold	V _{5UVLO}	V ₅ rising		2.8	3.5	4.5	V
		V ₅ falling		2.8	3.45	4.5	
V5 Supply Current	I _{5_IN}	External 5V applied to V5, REG is unconnected, no load on LED1 or LED2	C/Q and DO disabled (CQ_Dis = 1, DO_Dis = 1), V33 disabled (V33_Dis = 1)		0.64	0.9	mA
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO high, V33 enabled, no load on C/Q, DO, or V33		1.37	1.75	
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO low, V33 enabled, no load on C/Q, DO, or V33		1.41	1.8	
VL Logic-Level Supply Voltage	V _L			2.5		5.5	V
VL Undervoltage Threshold	V _{LUVLO}			0.9	1.7	2.4	V
VL Logic-Level Supply Current	I _L	All logic inputs at V _L or GND, all logic outputs unconnected			0.25	3	μA
5V LINEAR REGULATOR/CONTROLLER (V5)							
V5 Output Voltage	V ₅	REG = V5, no load on V5, 9V ≤ V ₂₄ ≤ 60V		4.75	5.00	5.25	V
Load Regulation	ΔV _{5_LDR}	REG = V5, 0mA < I _{LOAD} < 30mA, V ₂₄ = 24V			0.02	0.2	%
Line Regulation	ΔV _{5_LNR}	REG = V5, I _{LOAD} = 1mA, V ₂₄ from 9V to 60V			0.01	4	mV/V
REG Output Current	I _{REG}	Internal regulator or external NPN				30	mA

DC Electrical Characteristics (continued)

(V₂₄ = 9V to 60V, V₅ = 4.5V to 5.5V, V_L = 2.5V to 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V_L or GND; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V₂₄ = 24V, V₅ = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V24 REG Dropout Voltage	ΔV_{REG}	V ₂₄ = 9V, V ₅ = 4.5V, I _{REG} = 5mA			2.35		V
REG Open Voltage	V _{REG_OPN}	V ₂₄ = 60V, V ₅ = 4.5V, no load on REG		10	13	16	V
V5 Capacitance	CV ₅	Allowed capacitance on V5, REG connected to V5 (Note 3)		0.8	1	2	μF
3.3V LINEAR REGULATOR (V33)							
V33 Output Voltage	V ₃₃	No load on V33		3.1	3.3	3.5	V
V33 Load Regulation	V _{33_LDR}	0mA < I _{LOAD} < 30mA		0	0.4	0.8	%
V33 Capacitance	CV ₃₃	Allowed capacitance on V33, V33 enabled (Note 3)		0.8	1		μF
C/Q, DO DRIVER							
Driver On-Resistance	R _{OH}	High-side enabled, V ₂₄ = 24V, CL[10] = 11, I _{LOAD} = -200mA			2.65	4.6	Ω
	R _{OL}	Low-side enabled, V ₂₄ = 24V, CL[10] = 11, I _{LOAD} = +200mA			2.3	4.45	
Driver Current Limit	I _{CL}	SPI/ $\overline{\text{PIN}}$ = high, V _{DRIVER} = (V ₂₄ – 3V) or 3V, CL_Dis = 0	CL[10] = 00	50	65	80	mA
			CL[10] = 01	100	120	150	
			CL[10] = 10	200	230	275	
			CL[10] = 11	250	290	350	
		SPI/ $\overline{\text{PIN}}$ = low, V _{DRIVER} = (V ₂₄ – 3V) or 3V	CLK/TXEN/200MA = low	100	120	150	
			CLK/TXEN/200MA = high	200	230	275	
Driver Peak Current	I _{CL_PEAK}	DC current				490	mA
C/Q Leakage Current	I _{LEAK_CQ}	C/Q driver is disabled (C/Q_Dis = 1), RX disabled (Rx_Dis = 1), V ₂₄ = 24V, (V ₂₄ - 65V) ≤ V _{C/Q} ≤ +60V		-70		+10	μA
DO Leakage Current	I _{LEAK_DO}	DO driver is disabled (DO_Dis = 1), V ₂₄ = 24V, (V ₂₄ - 65V) ≤ V _{DO} ≤ +60V		-10		+10	μA
C/Q Output Reverse Current	I _{REV_CQ}	C/Q driver enabled and in push-pull configuration, V ₂₄ = 30V, V _{C/Q} = (V ₂₄ + 5V) or (V _{GND} - 5V)		-60		+1000	μA
DO Output Reverse Current	I _{REV_DO}	DO driver enabled and in push-pull configuration, V ₂₄ = 30V, V _{DO} = (V ₂₄ + 5V) or (V _{GND} - 5V)		-60		+1000	μA

DC Electrical Characteristics (continued)

(V_{24} = 9V to 60V, V_5 = 4.5V to 5.5V, V_L = 2.5V to 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V_L or GND; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = 24V, V_5 = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Weak Pulldown Current	I_{PD}	SPI/ $\overline{PIN}$ = high, driver disabled (CQ_Dis = 1, DO_Dis = 1)	V_{DRIVER} = 5V, CQ_WPD = 1, DO_WPD = 1, CQ_WPU = 0, DO_WPU = 0	200	300	400	μA
			V_{DRIVER} = 24V, CQ_WPD = 1, DO_WPD = 1, CQ_WPU = 0, DO_WPU = 0	200	470	1000	
Weak Pullup Current	I_{PU}	SPI/ $\overline{PIN}$ = high, driver disabled (CQ_Dis = 1, DO_Dis = 1), V_{DRIVER} = V_{24} - 5V	CQ_WPU = 1, DO_WPU = 1, CQ_WPD = 0, DO_WPD = 0,	-400	-300	-200	μA
C/Q, DI RECEIVER							
Input Voltage Range	V_{IN}	For valid RX/LI logic		V_{24} - 65		+65	V
C/Q, DI Input Threshold High	V_{TH}	C/Q driver disabled	$V_{24} > 18V$	11	11.8	12.5	V
			$V_{24} < 18V$	59	65.5	72	% of V_{24}
C/Q, DI Input Threshold Low	V_{TL}	C/Q driver disabled	$V_{24} > 18V$	9	9.8	10.5	V
			$V_{24} < 18V$	45	54.5	63	% of V_{24}
C/Q, DI Input Hysteresis	V_{HYS_CQ}	C/Q driver disabled	$V_{24} > 18V$	2			V
			$V_{24} < 18V$	11			% of V_{24}
C/Q Input Capacitance	C_{IN_CQ}	Driver disabled, weak pull-up and pull-down disabled, f = 100kHz		50			pF
DI Input Capacitance	C_{IN_DI}	f = 100kHz		10			pF
C/Q Input Current	I_{IN_CQ}	C/Q driver disabled (CQ_Dis = 1), C/Q receiver enabled, V_{24} = 24V	$-5V \leq V_{C/Q} \leq (V_{24} + 5V)$	-10		+30	μA
			$(V_{24} - 65V) \leq V_{C/Q} \leq +60V$	-70		+70	
DI Leakage Current	I_{LEAK_DI}	DI receiver disabled (DI_Dis = 1), V_{24} = 24V, $(V_{24} - 65V) \leq V_{DI} \leq +60V$		-40		+150	μA

DC Electrical Characteristics (continued)

($V_{24} = 9V$ to $60V$, $V_5 = 4.5V$ to $5.5V$, $V_L = 2.5V$ to $5.5V$, $V_{GND} = 0V$; REG unconnected, all logic inputs at V_L or GND; $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $V_{24} = 24V$, $V_5 = 5V$, $V_L = 3.3V$, and $T_A = +25^\circ C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DI Input Current	I _{IN_DI}	DI receiver enabled, V ₂₄ = 24V	-5V ≤ V _{DI} ≤ (V ₂₄ + 5V)	-10		+35	μA
			(V ₂₄ - 65V) ≤ V _{DI} ≤ +60V	-40		+200	
LOGIC INPUTS (CS/PP, TXEN, TX, LO, LED1IN, CLK/TXEN/200MA, SPI/PIN, SDI/TX/NPN)							
Logic Input Voltage Low	V _{IL}					0.2 x V _L	V
Logic Input Voltage High	V _{IH}				0.8 x V _L		V
Logic Input Leakage Current	I _{LEAK}	Logic input = GND or VL		-1		+1	μA
LOGIC OUTPUTS (RX, LI, WU, IRQ/OC, SDO/RX/THSH)							
Logic Output Voltage Low	V _{OL}	I _{OUT} = -5mA				0.4	V
Logic Output Voltage High	V _{OH}	I _{OUT} = 5mA		V ₅ - 0.4			V
IRQ/OC Open-Drain Leakage Current	I _{LK_OD}	IRQ/OC high impedance, IRQ/OC = GND or VL		-1		+1	μA
SDO Leakage Current	I _{LK_SDO}	SPI/PIN = high, CS/PP = high, SDO/RX/THSH = GND or VL		-1		+1	μA
RX, LI Leakage Current	I _{LK_RXLI}	SPI/PIN = high, DI_Dis = 1, RX_Dis = 1, RX/LI = GND or VL		-1		+1	μA
LED DRIVERS (LED1, LED2)							
LED Output Voltage Low	V _{LEDOL}	I _{OUT} = -5mA				0.4	V
LED Output Voltage High	V _{LEDOH}	I _{OUT} = 10mA		V ₅ – 0.4			V
THERMAL MANAGEMENT							
Thermal Warning Threshold	T _{WRN}	Die junction temperature rising, TempW and TempWInt bits are set			+140		°C
Thermal Warning Threshold Hysteresis	T _{WRN_HYS}	Die junction temperature falling, TempW bit cleared			15		°C
Per-Driver Thermal Shutdown Temperature	T _{SHUT_D}	Driver temperature rising, temperature at which the driver is turned off			+160		°C
Per-Driver Thermal Shutdown Temperature Hysteresis	T _{SHUT_DHYS}	Driver temperature falling			15		°C
IC Thermal Shutdown	T _{SHUT_IC}	Die temperature rising, ThShut and ThuShutInt bits are set			+170		°C
IC Thermal-Shutdown Hysteresis	T _{SHUT_ICHYS}	Die temperature falling, ThShut bit is cleared			15		°C

AC Electrical Characteristics

($V_{24} = 18\text{V}$ to 30V , $V_5 = 4.5\text{V}$ to 5.5V , $V_L = 2.5\text{V}$ to 5.5V , $V_{\text{GND}} = 0\text{V}$; REG unconnected, all logic inputs at V_L or GND; $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted. Typical values are at $V_{24} = 24\text{V}$, $V_5 = 5\text{V}$, $V_L = 3.3\text{V}$, and $T_A = +25^\circ\text{C}$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
C/Q, DO DRIVER						
Driver Low-to-High Propagation Delay	$t_{\text{PDLH_PP}}$	Push-pull and PNP configuration, Figure 1		0.16	0.4	μs
Driver High-to-Low Propagation Delay	$t_{\text{PDHL_PP}}$	Push-pull and NPN configuration, Figure 1		0.28	0.4	μs
Driver Skew	t_{SKEW}	Push-pull configuration, Figure 1 $ t_{\text{PDLH}} - t_{\text{PDHL}} $	-0.3		+0.3	μs
Driver Rise Time	t_{RISE}	Push-pull and PNP configuration, Figure 1		0.12	0.4	μs
Driver Fall Time	t_{FALL}	Push-pull and NPN configuration, Figure 1		0.12	0.4	μs
Driver Enable Time High	t_{ENH}	Push-pull and PNP configuration, CQDOPar = 1 for DO, Figure 2		0.15	0.4	μs
Driver Enable Time Low	t_{ENL}	Push-pull and NPN configuration, CQDOPar = 1 for DO, Figure 3		0.27	0.4	μs
Driver Disable Time High	t_{DISH}	Push-pull and PNP configuration, CQDOPar = 1 for DO, Figure 2		1.8	3	μs
Driver Disable Time Low	t_{DISL}	Push-pull and NPN configuration, CQDOPar = 1 for DO, Figure 3		1.5	3	μs
C/Q, DI RECEIVER (Figure 4)						
C/Q Receiver Low-to-High Propagation Delay	$t_{\text{PRLH_CQ}}$	SPI/ $\overline{\text{PIN}}$ = high or low, CQFil = 0	0.85	1.3	2.1	μs
		SPI/ $\overline{\text{PIN}}$ = high, CQFil = 1	0.2	0.3	0.5	
C/Q Receiver High-to-Low Propagation Delay	$t_{\text{PRHL_CQ}}$	SPI/ $\overline{\text{PIN}}$ = high or low, CQFil = 0	0.85	1.3	2.1	μs
		SPI/ $\overline{\text{PIN}}$ = high, CQFil = 1	0.2	0.3	0.5	
DI Receiver Low-to-High Propagation Delay	$t_{\text{PRLH_DI}}$		1.3	2.2	3.5	μs
DI Receiver High-to-Low Propagation Delay	$t_{\text{PRHL_DI}}$		1.3	2.2	3.5	μs
DRIVER CURRENT LIMITING						
Blanking Time	$t_{\text{CL_ARBL}}$	SPI/ $\overline{\text{PIN}}$ = high	CL_BL[10] = 00	0.128		ms
			CL_BL[10] = 01	0.5		
			CL_BL[10] = 10	1		
			CL_BL[10] = 11	5		
		SPI/ $\overline{\text{PIN}}$ = low		0.128		

AC Electrical Characteristics (continued)

($V_{24} = 18\text{V}$ to 30V , $V_5 = 4.5\text{V}$ to 5.5V , $V_L = 2.5\text{V}$ to 5.5V , $V_{\text{GND}} = 0\text{V}$; REG unconnected, all logic inputs at V_L or GND; $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted. Typical values are at $V_{24} = 24\text{V}$, $V_5 = 5\text{V}$, $V_L = 3.3\text{V}$, and $T_A = +25^\circ\text{C}$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Autoretry Period	t _{CL_} ARP	SPI/ $\overline{\text{PIN}}$ = high, ArEn = 1 (Note 4)	TAr[10] = 00	50			ms	
			TAr[10] = 01	100				
			TAr[10] = 10	200				
			TAr[10] = 11	500				
WAKE-UP DETECTION (Figure 5)								
Wake-Up Input Minimum Pulse Width	t _{WUMIN}	C _L = 3nF		55	66	75	μs	
Wake-Up Input Maximum Pulse Width	t _{WUMAX}			85	95	110	μs	
$\overline{\text{WU}}$ Output Low Time	t _{WUL}	Valid wake-up condition on C/Q		100	200	300	μs	
SPI TIMING ($\overline{\text{CS}}/\text{PP}$, CLK/TXEN/200MA,SDI,TX/NPN, SDO/RX/THSH) (Figure 6)								
Maximum SPI Clock Frequency				12.5			MHz	
CLK/TXEN/200MA Clock Period	t _{CH+CL}			80			ns	
CLK/TXEN/200MA Pulse-Width High	t _{CH}			40			ns	
CLK/TXEN/200MA Pulse-Width Low	t _{CL}			40			ns	
$\overline{\text{CS}}/\text{PP}$ Fall to CLK/TXEN/200MA Rise Time	t _{CSS}			20			ns	
CLK/TXEN/200MA Rise to $\overline{\text{CS}}$ /PP Rise Hold Time	t _{CSH}			40			ns	
SDI/TX/NPN Hold Time	t _{DH}			10			ns	
SDI/TX/NPN Setup Time	t _{DS}						25	ns
Output Data Propagation Delay	t _{DO}						20	ns
SDO/RX/THSH Rise and Fall Times	t _{FT}						20	ns
Minimum $\overline{\text{CS}}/\text{PP}$ Pulse	t _{CSW}						10	ns

Note 2: All devices are 100% production tested at $T_A = +25^\circ\text{C}$. Limits over the operating temperature range are guaranteed by design.

Note 3: Not production tested. Guaranteed by design.

Note 3: Autoretry functionality is not available in pin-mode.




Figure 1. C/Q and LO Driver Propagation Delays and Rise/Fall Times




Figure 2. C/Q Driver Enable Low and Disable High Timing with External Pullup Resistor




Figure 3. C/Q Driver Enable High and Disable Low Timing












Figure 4. C/Q and DI Receiver Propagation Delays









Typical Operating Characteristics

($V_{24} = 24V$, $V_L = V_{33}$, REG is shorted to $V5$, C/Q and DO in push-pull configuration, $T_A = +25^\circ C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

($V_{24} = 24V$, $V_L = V_{33}$, REG is shorted to V_5 , C/Q and DO in push-pull configuration, $T_A = +25^\circ C$, unless otherwise noted.)









Typical Operating Characteristics (continued)

($V_{24} = 24V$, $V_L = V_{33}$, REG is shorted to $V5$, C/Q and DO in push-pull configuration, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics

($V_{24} = 24V$, $V_L = V_{33}$, REG is shorted to V5, C/Q and DO in push-pull configuration, $T_A = +25^\circ C$, unless otherwise noted.)



Pin Configuration



Pin Description

PIN		NAME	PIN DESCRIPTION	FUNCTION		
TQFN	WLP			PARALLEL MODE (SPI/ $\overline{\text{PIN}}$ = high)	MULTIPLEXED MODE (SPI/ $\overline{\text{PIN}}$ = high)	PIN MODE (SPI/ $\overline{\text{PIN}}$ = low)
				UARTSEL = Low	UARTSEL = high	
1	E1	$\overline{\text{CS}}$ /PP	$\overline{\text{CS}}$ /PP Logic Input	SPI active-low chip-select input. Drive $\overline{\text{CS}}$ /PP low to start the SPI read/write cycle. Drive $\overline{\text{CS}}$ /PP high to end the SPI cycle. UART interface is enabled on RX, TX, and TXEN.	SPI chip-select and UART signal select input. When $\overline{\text{CS}}$ /PP is high, the SPI interface is disabled and UART interface mode is enabled on the SDO/RX/THSH, SDI/TX/NPN, and CLK/TXEN/200MA logic pins.	Push-pull select input. Drive $\overline{\text{CS}}$ /PP high to enable push-pull mode for the C/Q and DO drivers. Drive $\overline{\text{CS}}$ /PP low to select PNP or NPN operation for the drivers.
2	D1	RX	C/Q Receiver Logic Output	RX is the inverse logic of C/Q. RX can be disabled with the SPI interface. RX is high impedance when Rx_Dis = 1.		RX is the inverse logic of C/Q. RX is always active.

Pin Description (continued)

PIN		NAME	PIN DESCRIPTION	FUNCTION		
TQFN	WLP			PARALLEL MODE (SPI/ $\overline{\text{PIN}}$ = high)	MULTIPLEXED MODE (SPI/ $\overline{\text{PIN}}$ = high)	PIN MODE (SPI/ $\overline{\text{PIN}}$ = low)
3	C2	TXEN	C/Q Driver Enable Logic Input	Drive TXEN high to enable the C/Q driver. See Table 1.	With $\overline{\text{CS}}$ /PP low and ENMPX = 0, drive TXEN high to enable C/Q.	Drive TXEN high to enable the C/Q driver. Drive TXEN low to disable the C/Q driver and enable the C/Q receiver.
4	C1	TX	C/Q Driver Communication Input	The logic on the C/Q output is the inverse logic level of the signal on the TX input. See Table 1.	With $\overline{\text{CS}}$ /PP low and ENMPX = 0, the logic on the C/Q output is the inverse logic level of the signal on the SDI/TX/NPN input. Signals on TX are ignored. See the Mode Selection table.	The logic on the C/Q output is the inverse logic level of the signal on the TX input when TXEN is high.
5	B1	V5	5V Power-Supply Input/Output	5V must be present on V5 for normal operation. Bypass V5 to GND with a 1μF capacitor. V5 can be supplied by the internal 5V linear regulator or by an external regulator. To use the internal regulator, connect V5 to REG, or to the emitter of an external NPN transistor. To bypass the internal regulator, connect an external 5V supply directly to V5.		
6	B2	REG	5V Regulator Control Output	To use the internal linear regulator, connect REG to V5 or connect REG to the base of an external NPN pass transistor. Leave REG unconnected and connect V5 to an external 5V supply to bypass the internal regulator.		
7	B3	LED1	LED Driver Output 1	LED1 is a 5V logic output. Connect a current-limiting resistor in series between LED1 and the LED to limit the LED current. LED1 can be controlled by driving the LED1IN high or low, of through the SPI interface. Set the LED1b bit high to turn on the LED, clear the LED1b bit to turn off the LED. Alternatively, drive the LED1IN input high to turn on the LED, drive LED1IN low to turn off the LED. See Table 2.		LED1 is a 5V logic output. Connect a current-limiting resistor in series between LED1 and the LED to limit the LED current. Drive the LED1IN input high to turn on the LED, drive LED1IN low to turn off the LED.
–	C3	LED2	LED Driver Output 2	LED2 is a 5V logic output. Connect a current-limiting resistor in series between LED2 and the LED to limit the LED current. Set the LED2b bit high to turn on the LED, clear the LED2b bit to turn off the LED.		LED2 cannot be controlled in pin-mode. LED2 is off.

Pin Description (continued)

PIN		NAME	PIN DESCRIPTION	FUNCTION		
TQFN	WLP			PARALLEL MODE (SPI/PIN = high)	MULTIPLEXED MODE (SPI/PIN = high)	PIN MODE (SPI/PIN = low)
				UARTSEL = Low	UARTSEL = high	
8	A1	C/Q	C/Q Transceiver Output/ Input	The C/Q driver can be controlled and monitored with the logic input/output pins or through the SPI interface. Drive TXEN high to enable the C/Q driver. The logic on the C/Q output is the inverse logic-level of the signal in the TX input. RX is the logic inverse of C/Q.		Drive TXEN high to enable the C/Q driver. The logic on the C/Q output is the inverse logic-level of the signal in the TX input. RX is the logic inverse of C/Q. Configure the C/Q driver with the pin-mode inputs.
9	A2	V24	Power-Supply Input	Bypass V24 to GND with a 1μF ceramic capacitor as close to the device as possible.		
10	A3	GND	Ground			
11	A4	DO	DO Driver Output	DO is the inverse logic level of the LO input. The DO driver can be enabled/disabled, configured, controlled, and monitored with the logic input/output pins or through the SPI interface.		DO is the inverse logic level of the LO input. Configure the DO driver with the pin-mode inputs. DO cannot be disabled in pin-mode.
12	A5	DI	DI Receiver Input	The DI receiver can be monitored on the LI output or through the SPI interface. The LI output is the inverse logic-level of the signal on the DI input.		The LI output is the inverse logic-level of the signal on the DI input. The DI receiver cannot be disabled in pin-mode.
13	B4	V33	3.3V Linear Regulator Output	Bypass V33 to GND with a 1μF capacitor as close to the IC as possible. The V33 regulator can be disabled through the SPI interface.		Bypass V33 to GND with a 1μF capacitor as close to the IC as possible. V33 cannot be disabled in pin-mode.
14	B5	VL	Logic-Level Supply Input	VL defines the logic levels on all of the logic inputs and outputs. Apply a voltage from 2.5V to 5.5V on VL. Bypass VL to GND with a 0.1μF ceramic capacitor.		
15	C5	LI	DI Receiver Logic Output	The LI output is the inverse logic-level of the signal on the DI input. Disable the LI output through the SPI interface. LI is high impedance when the DI_Dis bit is set.		The LI output is the inverse logic-level of the signal on the DI input. LI cannot be disabled in pin-mode.

Pin Description (continued)

PIN		NAME	PIN DESCRIPTION	FUNCTION		
TQFN	WLP			PARALLEL MODE (SPI/ $\overline{\text{PIN}}$ = high)	MULTIPLEXED MODE (SPI/ $\overline{\text{PIN}}$ = high)	PIN MODE (SPI/ $\overline{\text{PIN}}$ = low)
				UARTSEL = Low	UARTSEL = high	
16	C4	UARTSEL	UART Interface Select Logic Input	Drive UARTSEL low to use RX, TX, and TXEN for UART signaling.	When $\overline{\text{CS}}/\text{PP}$ is high, use SDO/RX/THSH, SDI/TX/NPN, and CLK/TXEN/200MA for UART signaling.	UARTSEL is inactive when SPI/ $\overline{\text{PIN}}$ is low.
17	D5	LO	DO Driver Logic Input	The logic on the DO output is the inverse logic-level of the signal on the LO input. Configure, control, and monitor the DO output through the logic pins or through the SPI interface.		The logic on the DO output is the inverse logic-level of the signal on the LO input. Configure the DO driver with the pin-mode inputs.
18	D4	$\overline{\text{WU}}$	Wake-Up Request Push-Pull Output	$\overline{\text{WU}}$ asserts low for 200 μs when an IO-Link 80 μs wake-up condition is detected on the C/Q line.		
19	E5	LED1IN	LED1 Driver Logic Input	Drive LED1IN high or low to enable/disable the LED1 driver. The LED1 driver can also be controlled through the SPI interface. See Table 2.		Drive LED1IN high to turn on the LED connected to LED1. Drive LED1IN low to turn the LED driver off.
20	E4	$\overline{\text{IRQ}}/\overline{\text{OC}}$	Open-Drain Interrupt/Over-current Output	$\overline{\text{IRQ}}/\overline{\text{OC}}$ asserts when any bit in the INTERRUPT register is set. $\overline{\text{IRQ}}/\overline{\text{OC}}$ deasserts when the INTERRUPT register is read.		$\overline{\text{IRQ}}/\overline{\text{OC}}$ asserts low when the load current on the C/Q or DO output exceeds the set current limit.
21	D3	SDO/ RX/ THSH	SPI Serial Data Output/ RX Logic Output/ Thermal Shutdown Indicator	SPI serial data output	When $\overline{\text{CS}}/\text{PP}$ is high, the SPI interface is disabled and UART interface mode is enabled. SDO/RX/THSH is the logic inverse of C/Q.	SDO/RX/THSH asserts low when the IC enters thermal shutdown. SDO/RX/THSH deasserts when the device returns to normal operation.

Pin Description (continued)

PIN		NAME	PIN DESCRIPTION	FUNCTION		
TQFN	WLP			PARALLEL MODE (SPI/ $\overline{\text{PIN}}$ = high)	MULTIPLEXED MODE (SPI/ $\overline{\text{PIN}}$ = high)	PIN MODE (SPI/ $\overline{\text{PIN}}$ = low)
				UARTSEL = Low	UARTSEL = high	
22	E3	CLK/ TXEN/ 200MA	SPI Clock Input/ UART TXEN Input/ Current Limit Setting Input	SPI clock input	When $\overline{\text{CS}}/\text{PP}$ is high, the SPI interface is disabled and UART interface mode is enabled. Drive CLK/TXEN/200MA high to enable the C/Q driver.	Drive CLK/TXEN/200MA high to enable a 200mA current limit on the C/Q and DO driver outputs. Drive CLK/TXEN/200MA low to set the current limit for the driver outputs to 100mA.
23	D2	SPI/ $\overline{\text{PIN}}$	SPI or Pin-Mode Select Input	Drive SPI/ $\overline{\text{PIN}}$ high for SPI or UART interface operation. Drive SPI/ $\overline{\text{PIN}}$ low for pin-mode operation.		
24	E2	SDI/TX/ NPN	SPI Serial Data Input/ TX Logic Input/ NPN Driver Mode Select Input	SPI serial data input	When $\overline{\text{CS}}/\text{PP}$ is high, the SPI interface is disabled and UART interface mode is enabled. Drive SDI/TX/NPN to switch C/Q. C/Q is the logic inverse of the SDI/TX/NPN input.	Drive SDI/TX/NPN high to set the C/Q and DO driver outputs in NPN mode. Drive SDI/TX/NPN low to set the driver outputs in PNP mode. SDI/TX/NPN is ignored when the $\overline{\text{CS}}/\text{PP}$ input is high.
EP	—	EP	Exposed pad. Connect to ground. Not intended as the main ground connection.			

Table 1. C/Q and DO Control

SPI/ $\overline{\text{PIN}}$	TXEN	TX or LO	CQ_Dis or DO_Dis	CQ_Q or DO_Q	NPN MODE		PNP MODE		PP MODE	
					C/Q	DO	C/Q	DO	C/Q	DO
L	L	L	-	-	Z	Z	Z	H	Z	H
		H	-	-	Z	L	Z	Z	Z	L
	H	L	-	-	Z	Z	H	H	H	H
		H	-	-	L	L	Z	Z	L	L
H	L	L	0	0	Z	Z	Z	H	Z	H
		L	0	1	Z	Z	H	H	H	H
		H	0	0	Z	L	Z	Z	Z	L
		H	0	1	Z	Z	H	H	H	H
	H	L	0	0	Z	Z	H	H	H	H
		L	0	1	Z	Z	H	H	H	H
		H	0	0	L	L	Z	Z	L	L
		H	0	1	Z	Z	H	H	H	H
	X	X	1	X	Z	Z	Z	Z	Z	Z
		X	1	X	Z	Z	Z	Z	Z	Z

X = Don't care, Z = High impedance

Table 2: LED1 Configuration

LED1IN	LED1b BIT	LED1 DRIVER STATUS
L	0	OFF
	1	ON
H	0	ON
	1	ON

Table 3. Driver NPN, PNP, PP Selection in Pin-Mode

SPI/ $\overline{\text{PIN}}$	$\overline{\text{CS}}$ /PP	SDI/TX/NPN	C/Q AND DO DRIVER MODE
L	L	L	PNP
L	L	H	NPN
L	H	L	PUSH-PULL
L	H	H	PUSH-PULL
H	X	X	C/Q and DO Modes are set with the SPI interface

Detailed Description

The MAX14827 is an industrial sensor output driver/IO-Link device transceiver. The IC integrates the high voltage functions commonly found in sensors, including two 24V line driver and two on-board linear regulators (LDOs). The MAX14827 can be configured and monitored either through the SPI interface or by setting logic interface pins.

The MAX14827 features multiple programmable functions that allow the user to optimize operation and power dissipation for various loads and application scenarios.

The integrated 3.3V and 5V LDOs provide the power needed for low noise analog and logic supply rails.

SPI, UART, or Pin-Mode Interface

Pin-Mode

The MAX14827 provides a selectable SPI or pin interface to configure and monitor device operation. Drive the SPI/PIN input high to use the SPI. Drive SPI/PIN low to use the pin interface (pin-mode control).

When operating in pin mode, the following functionality is set and cannot be changed:

- RX and DI are enabled (cannot be disabled)
- RX deglitch filter is enabled
- Weak pull-ups/pull-downs on C/Q and DO are disabled
- Autoretry functionality is disabled
- The blanking time on C/Q and DO is 128μs

SPI Operation (Parallel Operating Mode)

When the MAX14827 is operated in SPI mode, an external UART can be connected to separate UART interface pins (TX, RX, TXEN). This is called the parallel SPI/UART operating mode. This is the common approach used when the microcontroller offers a UART and a separate SPI port in the Typical Applications circuit. Drive UARTSEL low for operation in parallel mode.

SPI Operation (Multiplexed Mode)

In cases where only one microcontroller serial port is available with both SPI and UART functions, the MAX14827 can be operated in multiplexed SPI/UART mode. This is feasible in IO-Link operation due to the defined idle times in the IO-Link cycle time. In multiplexed mode, the UART and SPI pins are shared. Two operating modes are available in multiplexed mode, as selected by the ENMPX bit.

When ENMPX = 0, UART and SPI operation are selected by setting the $\overline{\text{CS/PP}}$ input. In this mode the SPI interface

is active when $\overline{\text{CS/PP}}$ is low and UART operation when $\overline{\text{CS/PP}}$ is high.

When ENMPX = 1, UART and SPI operations are selected by setting the UARTSEL input. To avoid glitches on C/Q, CLK/TXEN/200MA and SDI/TX/NPN are sampled on the falling edge of UARTSEL in this mode. See Mode Selection Table for more information.

When entering multiplexed mode, set TXEN low and TX high to disable the driver.

$\overline{\text{IRQ/OC}}$ is active in both multiplexed modes during UART communication.

24V Interface

The MAX14827 features an IO-Link transceiver interface capable of operating with voltages up to 60V. This is the 24V interface and includes the C/Q input/output, the logic-level digital output (DO), the logic-level digital input (DI), and the V24 supply.

The MAX14827 features selectable push-pull, high-side (PNP), or low-side (NPN) switching drivers at C/Q and DO.

Configurable Drivers (Pin-Mode)

In pin-mode, use SDI/TX/NPN and $\overline{\text{CS/PP}}$ inputs to configure the C/Q and DO drivers in push-pull, PNP, or NPN modes (Table 3). In this mode, toggle TXEN, TX, and LO to switch the C/Q and DO outputs.

Configurable Drivers (SPI Mode)

In SPI operation, the C/Q and DO drivers can be configured independently. Set the bits in the CQConfig register to configure the C/Q driver, enable/disable the weak pull-up and pull-down currents on C/Q. Set the bits in the DIOConfig register to configure the DO driver and enable/disable the weak pull-up and pull-down currents on DO. The C/Q and DO drivers can be disabled by setting the CQ_Dis and DO_Dis bits. Driver outputs are high impedance and power dissipation is reduced when these bits are set. See the *Register Functionality* section for more information on configuring the drivers.

For IO-Link operation, TX, TXEN, and RX are the UART interface to control C/Q communication. Set CQ_Dis = CQ_Q = 0 and drive TX and TXEN inputs for C/Q driver control.

For lower rate switching on the C/Q and DO drivers, register bits can be used for C/Q and DO control. For bit control, drive TXEN, TX, and LO high and use the CQ_Q and DO_Q bits to control the C/Q and DO driver states. The CQ_Dis and DO_Dis bits are used to enable/disable the drivers in this mode.

*IO-Link is a registered trademark of Profibus User Organization (PNO).
SPI is a trademark of Motorola, Inc.*

C/Q Driver Enable/Disable

In pin-mode, the C/Q driver is enabled/disabled with the TXEN input. Drive TXEN high to enable the C/Q driver. C/Q is the logic inverse of the TX input.

In SPI mode, the C/Q driver can also be enabled/disabled, configured, and controlled in the CQConfig register.

C/Q Current Limit

The C/Q driver is optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. In pin-mode, the driver current limit is selectable by setting the CLK/TXEN/200MA input high or low. Set CLK/TXEN/200MA low for 100mA maximum load current. Set CLK/TXEN/200MA high for a 200mA maximum load current.

In SPI operation, the maximum driver current limit is selectable as 50mA, 100mA, 200mA, or 250mA by setting the CL1 and CL0 bits in the CURRLIM register.

C/Q Driver Fault Detection

The MAX14827 senses a fault condition on the C/Q driver when it detects a short circuit for longer than the blanking time. A short condition exists when the C/Q driver's load current exceeds the current limit. In SPI mode, both the current limit and blanking time may be configured.

In pin-mode, the $\overline{\text{IRQ/OC}}$ output asserts low when a short circuit fault occurs on C/Q or DO. In SPI mode, the C/QFault and C/QFaultInt bits are set and $\overline{\text{IRQ/OC}}$ asserts.

When a short-circuit event occurs on C/Q, the driver can either be set to continue supplying the selected current until the device enters thermal shutdown or to enter autoretry mode when an overcurrent event occurs. In autoretry mode the driver is automatically disabled after the current blanking time and is then re-enabled.

C/Q Receiver Output (RX)

RX is the output of the C/Q receiver. RX is the inverse logic of the C/Q input.

In pin-control mode, the C/Q receiver is always on.

In SPI mode, the receiver can be disabled by setting the Rx_Dis bit in the CQConfig register. RX is high impedance when Rx_Dis is set. Note that the CQLvl bit in the Status register is invalid when the Rx_Dis bit is set.

When operating in multiplexed mode, SDO/RX/THSH is the output of the C/Q receiver. In this mode, SDO/RX/THSH is high impedance when $\overline{\text{CS/PP}}$ is high and Rx_Dis bit is set.

C/Q Receiver Threshold

The IO-Link standard defines device operation with a sensor supply between 18V and 30V. Industrial sensors, however, commonly operate with supply voltages as low as 9V. The MAX14827 C/Q receiver supports operation with lower supply voltages by scaling the receiver thresholds when V24 is less than 18V ($V_{24} < 18V$).

DO Driver

In pin-mode, the DO driver is always enabled. DO is the logic inverse of the LO input.

In SPI mode, the DO driver can be enabled/disabled, configured, and controlled in the DIOConfig register.

DO Current Limit

The DO driver is optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. In pin-control mode, the driver current limit is selectable by setting the CLK/TXEN/200MA input high or low. Set CLK/TXEN/200MA low for 100mA maximum load current. Set CLK/TXEN/200MA high for a 200mA maximum load current.

In SPI operation, the maximum driver current limit is selectable as 50mA, 100mA, 200mA, or 250mA by setting the CL1 and CL0 bits in the CURRLIM register.

DO Fault Detection

The MAX14827 senses a fault condition on the DO output when it detects a short circuit for longer than the blanking time. A short condition exists when the DO driver's load current exceeds the current limit. In SPI mode, both the current limit and blanking time may be configured.

In pin-mode, the $\overline{\text{IRQ/OC}}$ output asserts low when a short circuit fault occurs on C/Q or DO. In SPI mode, the DoFault and DoFaultInt bits are set and $\overline{\text{IRQ/OC}}$ asserts.

When a short-circuit event occurs on DO, the driver can either be set to continue supplying the selected current until the device enters thermal shutdown or to enter autoretry mode when an overcurrent event occurs. In autoretry mode the driver is automatically disabled after the current blanking time and is then re-enabled.

DO and C/Q Tracking

In SPI mode, the DO driver can be configured to track the C/Q driver. Set the CQDOPar bit in the CQConfig register to enable this functionality. When the DO driver is set to track C/Q, both C/Q and DO switch as a function of the TX and TXEN inputs or CQ_Q bit.

In pin-mode, or when CQDOPar is 0, C/Q and DO operate independently.

Reverse-Polarity Protection

The MAX14827 is protected against reverse-polarity connections on V24, C/Q, DO, DI, and GND. Any combination of these pins can be connected to DC voltages up to 65V (max), resulting in a current flow of less than 1mA.

Ensure that the maximum voltage between any of these pins does not exceed 65V.

Driver Short-Circuit Detection

The MAX14827 monitors the DO and C/Q driver outputs for overcurrent and driver overheating conditions.

In pin-mode, the driver short-circuit current limit is set with the CLK/TXEN/200mA input. $\overline{\text{IRQ/OC}}$ asserts when an overcurrent or overheating condition occurs on either the C/Q or DO driver. $\overline{\text{IRQ/OC}}$ deasserts when the overcurrent or overheating condition is removed.

In SPI mode, the DO and C/Q are independently monitored. Driver current limits for both drivers are set using the CL1 and CL0 bits in the CURRLIM register. When an overcurrent or overheating condition occurs on C/Q, the CQFault and CQFaultInt bits are set and $\overline{\text{IRQ/OC}}$ asserts. When an overcurrent or overheating condition occurs on DO, the DOFault and DOFaultInt bits are set. The CQFault and DOFault bits are cleared as soon as the overcurrent or overheating conditions on the C/Q and DO drivers are removed. $\overline{\text{IRQ/OC}}$ deasserts and the CQFaultInt and DOFaultInt bits are cleared only when the INTERRUPT register is read.

5V and 3.3V Linear Regulators

The MAX14827 includes two internal regulators to generate 5V (V5) and 3.3V (V33).

The V5 regulator is capable of driving external loads up to 30mA, including device and 3.3V LDO current consumption. To drive larger loads, use an external pass transistor to generate the required 5V. When using an external transistor, connect REG to the base of the transistor to regulate the voltage and connect V5 to the emitter ([Figure 10](#)).

When the internal 5V linear regulator is not used, V5 is the supply input for the internal analog and digital functions and must be supplied externally. Ensure that V5 is present for normal operation.

The 3.3V regulator is capable of driving external loads up to 30mA. In SPI mode, the 3.3V LDO can be enabled/disabled by setting the V33Dis bit in the Mode register.

V5 and V33 are not protected against short circuits.

Power-Up

The C/Q and DO driver outputs are high impedance when V24, V5, VL, and/or V33 voltages are below their respective undervoltage thresholds during power-up.

The drivers are automatically disabled if V24, V5, or VL falls below its threshold.

Low Voltage and Undervoltage Detection

In SPI mode, the device monitors the V24 supply for low voltage and undervoltage conditions. Low-voltage warnings must be enabled in the MODE register.

When V24 falls below the 16V (typ) low-voltage warning threshold, the V24W bit in the STATUS register is set. If V24WEn is set to 1, the V24WInt interrupt bit is also set and $\overline{\text{IRQ/OC}}$ asserts.

When V24 falls below the 7.4V (typ) undervoltage lockout (UVLO) threshold, the UV24 bit in the STATUS register is set. Similarly, the UV24Int bit in the INTERRUPT register is set and $\overline{\text{IRQ/OC}}$ asserts. UVLO monitoring and interrupts cannot be disabled.

Wake-Up Detection

The MAX14827 detects an IO-Link wake-up condition on the C/Q line in push-pull, high-side (PNP), or low-side (NPN) operation modes. A wake-up condition is detected when the C/Q output is shorted for 80μs (typ). WU pulses low for 200μs (typ) when the device detects a wake-up pulse on C/Q ([Figure 5](#)).

In SPI mode, the Wulnt bit in the INTERRUPT register is set and $\overline{\text{IRQ/OC}}$ asserts when an IO-Link wake-up event is detected.

Wake-up detection can be disabled in SPI mode by setting the WU_Dis bit in the MODE register to 0. Wake-up detection cannot be disabled in pin-mode.

The device includes a wake-up detection algorithm to avoid false wake-up detection on C/Q. The false wake-up blanking time is defined by the current limit blanking time. In pin-mode, this is 128μs. In SPI-mode, this is set by the CL_BL0 and CL_BL1 bits in the CURRLIM register.

Thermal Protection and Considerations

The internal LDOs and drivers can generate more power than the package for the devices can safely dissipate. Ensure that the driver and LDO loading is less than the package can dissipate. Total power dissipation for the device is calculated using the following equation:

$$P_{\text{TOTAL}} = P_{\text{C/Q}} + P_{\text{DO}} + P_{\text{V5}} + P_{\text{V33}} + P_{\text{V24}} + (2 \times P_{\text{PU}}) + (2 \times P_{\text{PD}})$$

where $P_{C/Q}$ is the power generated in the C/Q driver, P_{DO} is the power dissipated by the DO driver, P_{V5} and P_{V33} are the power generated by the LDOs, P_{24} is the quiescent power generated by the device, and P_{PU} and P_{PD} are the power generated in the C/Q and DO weak pullup/pulldown current sources/sinks, respectively.

Ensure that the total power dissipation is less than the limits listed in the [Absolute Maximum Ratings](#) section.

Use the following to calculate the power dissipation (in mW) due to the C/Q driver:

$$P_{C/Q} = [I_{C/Q}(\text{max})]^2 \times R_O$$

where R_O driver on-resistance.

Calculate the internal power dissipation of the DO driver using the following equation:

$$P_{DO} = [I_{DO}(\text{max})]^2 \times R_O$$

where R_O driver on-resistance.

Calculate the power dissipation in the 5V LDO, V_5 , using the following equation:

$$P_5 = (V_{24} - V_5) \times I_5$$

where I_5 includes the I_{33} current sourced from V_{33} .

Calculate the power dissipated in the 3.3V LDO, V_{33} , using the following equation:

$$P_{33} = 1.7V \times I_{LOAD33}$$

Calculate the quiescent power dissipation in the device using the following equation:

$$P_{24} = I_{24}(\text{max}) \times V_{24}(\text{max})$$

If the weak current sinks/sources are enabled, calculate their associated power dissipation as:

$$\begin{aligned} P_{PD} &= I_{PD}(\text{max}) \times V_{C/Q}(\text{max}) \\ P_{PU} &= I_{PU}(\text{max}) \times [V_{24} - V_{C/Q}](\text{max}) \end{aligned}$$

Overtemperature Warning

In SPI mode, the device generates interrupts when the junction temperature of any of the drivers (C/Q or DO) exceeds +140°C (typ) warning threshold. The TempW bit in the STATUS register is set and the TempWInt in the INTERRUPT register is set and $\overline{IRQ/OC}$ asserts under these conditions.

The TempW bit is cleared when the die temperature falls to +125°C. The INTERRUPT register must be read to clear the TempWInt bit and deassert $\overline{IRQ/OC}$.

The device continues to operate normally unless the die temperature reaches the +165°C thermal shutdown threshold, when the device enters thermal shutdown.

The device does not generate overtemperature warnings when operating in pin-mode.

Thermal Shutdown

The C/Q and DO drivers, and the V_5 and V_{33} regulators are automatically switched off when the junction temperature exceeds the +165°C (typ) thermal shutdown threshold. SPI communication and the internal regulators are not disabled during thermal shutdown. In SPI mode, the ThShut bit in the STATUS register and the ThShutInt in the INTERRUPT register are set.

Regulators are automatically switched on when the internal die temperature falls below the thermal shutdown threshold plus hysteresis. If the internal V_5 regulator is used, the internal registers return to their default state when the V_5 regulator is switched back on.

Mode Selection Table

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX Bit	$\overline{CS}/PP$	PIN NAME	PIN FUNCTION	FUNCTION
PIN	L	X	X	LOW OR HIGH	SDI/TX/NPN	NPN	Parallel configuration/monitoring
					SDO/RX/THSH	THSH	Parallel configuration/monitoring
					CLK/TXEN/200MA	200MA	Parallel configuration/monitoring
					$\overline{CS}/PP$	PP	Parallel configuration/monitoring
					$\overline{IRQ}/OC$	$\overline{OC}$	Parallel configuration/monitoring
					RX	C/Q RX	Parallel configuration/monitoring/ UART communication
					TX	C/Q TX	Parallel configuration/monitoring/ UART communication
					TXEN	C/Q TXEN	Parallel configuration/monitoring/ UART communication
PARALLEL UART + SPI	H	L	0	LOW OR HIGH	SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
					$\overline{CS}/PP$	CS	SPI configuration/monitoring
					$\overline{IRQ}/OC$	$\overline{IRQ}$	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
					TXEN	C/Q TXEN	UART communication
MULTIPLEXED UART/SPI	H	H	0	L	SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
					$\overline{CS}/PP$	LOW	SPI configuration/monitoring
					$\overline{IRQ}/OC$	$\overline{IRQ}$	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
					TXEN	C/Q TXEN	UART communication
				H	SDI/TX/NPN	C/Q TX	UART communication
					SDO/RX/THSH	C/Q RX	UART communication
					CLK/TXEN/200MA	C/Q TXEN	UART communication
					$\overline{CS}/PP$	HIGH	
					$\overline{IRQ}/OC$	$\overline{IRQ}$	SPI configuration/monitoring
					RX	C/Q RX	Active
					TX	C/Q TX	Ignored
					TXEN	C/Q TXEN	Ignored

Mode Selection Table (continued)

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX Bit	$\overline{\text{CS}}/\text{PP}$	PIN NAME	PIN FUNCTION	FUNCTION
MULTIPLEXED UART/SPI	H	0	1	LOW OR HIGH	SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
					$\overline{\text{CS}}/\text{PP}$	$\overline{\text{CS}}$	SPI configuration/monitoring
					$\overline{\text{IRQ}}/\text{OC}$	$\overline{\text{IRQ}}$	SPI configuration/monitoring
					RX		Active
					TX		Ignored
					TXEN		Ignored
		1			SDI/TX/NPN	C/Q TX	UART communication
					SDO/RX/THSH	C/Q RX	UART communication
					CLK/TXEN/200MA	C/Q TXEN	UART communication
					$\overline{\text{CS}}/\text{PP}$		Not used
					$\overline{\text{IRQ}}/\text{OC}$	$\overline{\text{IRQ}}$	SPI monitoring
					RX		Active
					TX		Ignored
					TXEN		Ignored

Register Functionality

The devices have four 8-bit-wide registers for configuration and monitoring ([Table 1](#)).

Table 4. Register Summary

REGISTER	ADD	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
INTERRUPT	00h	R	ThShutInt	WuInt	DoFaultInt	CQFaultInt	V24WInt	UV24Int	-	TempWInt
STATUS	01h	R	ThShut	DiLvl	DoFault	CQFault	V24W	UV24	CQLvl	TempW
MODE	02h	R/W	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
CURRLIM	03h	R/W	CL1	CL0	CLDis	CL_BL1	CL_BL0	TAr1	TAr0	ArEn
CQConfig	04h	R/W	Rx_Dis	CQ_WPD	CQ_WPU	CQDOPar	CQ_NPN	CQ_PP	CQ_Q	CQ_Dis
DIOConfig	05h	R/W	-	DO_WPD	DO_WPU	DO_AV	DO_NPN	DO_PP	DO_Q	DO_Dis

INTERRUPT Register [A2, A1, A0] = [000]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShutInt	WuInt	DoFaultInt	CQFaultInt	V24WInt	UV24Int	-	TempWInt
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The INTERRUPT register reflects current state of various fault conditions. The $\overline{\text{IRQ/OC}}$ output asserts when any of the bits in the INTERRUPT register is set. INTERRUPT register bits are latched and are not cleared when the initiating condition is removed. Reading the INTERRUPT register clears all the bits and deasserts $\overline{\text{IRQ/OC}}$. $\overline{\text{IRQ/OC}}$ reasserts only when another fault condition occurs.

BIT	NAME	DESCRIPTION
7	ThShutInt	Thermal Shutdown Interrupt 1: This bit is set when the MAX14827 has entered thermal shutdown mode. Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: The MAX14827 is not in thermal shutdown.
6	WuInt	Wake-Up Event Interrupt 1: This bit is set when an IO-Link wake-up condition is detected on the C/Q line. 0: No wake-up condition is detected. The wake-up interrupt can be disabled by setting the WuDis bit to 1.

INTERRUPT Register [A2, A1, A0] = [000] (continued)

BIT	NAME	DESCRIPTION
DO Driver Fault Interrupt		
5	DoFaultInt	1: This bit is set when a fault occurs on the DO driver (over current or over heating). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: No fault on the DO driver.
C/Q Driver Fault Interrupt		
4	CQ_FaultInt	1: This bit is set when a fault occurs on the C/Q driver (over current or over heating). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: No fault on the C/Q driver.
V24 Low Voltage Warning Interrupt		
3	V24WInt	1: This bit is set when V_{24} falls below the IO-Link low-voltage warning threshold fault ($V_{24} < V_{24WL}$). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: V_{24} is greater than the low-voltage warning threshold.
V24 Supply Undervoltage Interrupt		
2	UV24Int	1: This bit is set when V_{24} falls below the UVLO threshold ($V_{24} < V_{24UVLO}$). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: V_{24} is greater than the UVLO threshold.
1	—	This bit is not used.
Overtemperature Warning Interrupt		
0	TempWInt	1: This bit is set when the die temperature exceeds the warning threshold ($T_J > T_{WRN}$). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register. 0: The die temperature has not exceeded the overtemperature warning threshold.

STATUS Register [A2, A1, A0] = [000]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShut	DiLvl	DoFault	CQFault	V24W	UV24	CQLvl	TempW
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The Status register reflects current state of various IC functions.

BIT	NAME	DESCRIPTION
7	ThShut	Thermal Shutdown Status 1: This bit is set when the MAX14827 has entered thermal shutdown mode. 0: This bit is cleared automatically when the device exits thermal shutdown.
6	DiLvl	DI Logic Level 1: This bit is set when the DI voltage is a logic high ($V_{DI} < V_{TL}$). 0: This bit is clear when the DI voltage is a logic low ($V_{DI} > V_{TH}$).
5	DoFault	DO Driver Fault Status 1: This bit is set when a fault occurs on the DO driver (over current or over heating). 0: This bit is cleared automatically when the fault on DO is removed.
4	CQ_Fault	C/Q Driver Fault Status 1: This bit is set when a fault occurs on the C/Q driver (over current or over heating). 0: This bit is cleared automatically when the fault on C/Q is removed.
3	V24W	V24 Low Voltage Warning Status 1: This bit is set when V24 falls below the IO-Link low-voltage warning threshold ($V_{24} < V_{24W}$). 0: This bit is cleared automatically when V24 rises above the low-voltage warning threshold.
2	UV24	V24 Supply Status 1: This bit is set when V24 falls below the UVLO threshold ($V_{24} < V_{24UVLO}$). 0: This bit is cleared automatically when V24 rises above the UVLO threshold.
1	CQLvl	C/Q Logic Level 1: This bit is set when the C/Q voltage is a logic high ($V_{C/Q} < V_{TL}$). 0: This bit is clear when the C/Q voltage is a logic low ($V_{C/Q} > V_{TH}$).
0	TempW	Overtemperature Warning 1: This bit is set when the die temperature exceeds the warning threshold ($T_J > T_{WRN}$). 0: This bit is cleared automatically when the when the die temperature falls below the warning threshold and hysteresis ($T_J < T_{WRN} - T_{WRN_HYST}$).

MODE Register [A2, A1, A0] = [010]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset upon Read	N	N	N	N	N	N	N	N

Use the Mode register to configure the MAX14827 and manage the 3.3V LDO.

BIT	NAME	DESCRIPTION
7	RST	Register Reset 1: Reset all registers to their default power-up state. The Status register is cleared and $\overline{\text{IRQ}}$ deasserts (if asserted) when RST = 1. Interrupts are not generated while RST = 1. 0: Normal operation.
6	WU_Dis	Wake-Up Interrupt Disable/Enable 1: Wake-up detection is disabled. 0: Enable IO-Link wake-up detection.
5	V33_Dis	V33 Enable/Disable 1: Disable the V33 linear regulator. 0: Enable the V33 linear regulator.
4	ENMPX	Enable/Disable SPI/UART Multiplexing 1: Enable UART multiplexing on SPI interface pins. See the Mode Selection Table for more information. 0: Disable UART multiplexing on SPI interface pins.
3	V24WEn	V24 Undervoltage Warning Enable 1: Enable the V24 undervoltage warning interrupt. V24WInt is set when V24 falls below the UVLO threshold. 0: Disable the V24 undervoltage warning interrupt.
2	CQFil	C/Q Deglitch Filter Enable/Disable 1: Deglitch filter is disabled on RX. 0: Deglitch filter is enabled on RX.
1	LED2b	LED2 Driver Logic 1: Set the LED2 output high. 0: Set the LED2 output low.
0	LED1b	LED1 Driver Logic. 1: Set the LED1 output high. 0: LED1 output is driven by the LED1IN logic input.

CURRLIM Register [A2, A1, A0] = [011]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	CL1	CL0	CL_Dis	CL_BL1	CL_BL0	TAr1	TAr0	ArEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The CURRLIM register sets the C/Q and DO driver current limits and the fixed off-time once the drivers have exceeded their individual thermal shutdown thresholds.

BIT	NAME	DESCRIPTION
7	CL1	Driver Current Limit Set the CL1 and CL0 bits to select the active current limit for the C/Q and DO drivers when CL_Dis = 0.
6	CL0	00: Driver current limit is set to 50mA 01: Driver current limit is set to 100mA 10: Driver current limit is set to 200mA 11: Driver current limit is set to 250mA
5	CL_Dis	Driver Current Limit Disable/Enable 1: Disable the driver current limit for the C/Q and DO drivers. 0: Enable the driver current limit (as set by the CL1 and CL0 bits).
4	CL_BL1	Current Limit Blanking Time Set the CL_BL1 and CL_BL0 bits to select the minimum blanking time to signal a current limit or thermal fault.
3	CL_BL0	00: Blanking time is 128μs 01: Blanking time is 500μs 10: Blanking time is 1ms 11: Blanking time is 5ms
2	TAr1	Auto-Retry Fixed Off-Time Set the TAr1 and TAr0 bits to select the fixed driver off-time after a fault has been generated when auto-retry functionality is enabled (ArEn = 1). The driver is re-enabled automatically after the fixed off-delay.
1	TAr0	00: Fixed off-time is 50ms 01: Fixed off-time is 100ms 10: Fixed off-time is 200ms 11: Fixed off-time is 500ms
0	ArEN	Auto-Retry Fixed Off-Time Enable/Disable 1: Fixed off-time functionality is enabled. C/Q and DO drivers are disabled for a fixed time after an overcurrent or thermal fault occurs. The driver is re-enabled automatically after the fixed off-delay. 0: Fixed off-time functionality is disabled. The driver is re-enabled after temperature falls below the thermal hysteresis.

CQConfig Register [A2, A1, A0] = [100]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RX_Dis	CQ_WPD	C/Q_WPU	C/QDOPar	C/Q_NPN	CQ_PP	CQ_Q	CQ_Dis
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	1
Reset Upon Read	N	N	N	N	N	N	N	N

Use the CQConfig register to control the C/Q driver and receiver parameters. All bits in the CQConfig register are read-write.

BIT	NAME	DESCRIPTION
7	RX_Dis	Receiver Disable/Enable 1: The RX receiver output is disabled. RX is high impedance when disabled. 0: RX is enabled.
6	CQ_WPD	C/Q Weak Pull-Down Enable 1: Enable the weak pull-down current sink on the C/Q driver. 0: Disable the weak pull-down current sink on the C/Q driver.
5	CQ_WPU	C/Q Weak Pull-Up Enable 1: Enable the weak pull-up current source on the C/Q driver. 0: Disable the weak pull-up current source on the C/Q driver.
4	CQDOPar	C/Q and DO Driver Tracking 1: Enable C/Q and DO tracking. In this mode, both C/Q and DO switch as a function of the TX input or the CQ_Q bit. 0: C/Q and DO operate independently.
3	CQ_NPN	C/Q Driver NPN/PNP Mode 1: Enable NPN operation (when CQ_PP = 0) on the C/Q driver. 0: Enable PNP operation (when CQ_PP = 0) on the C/Q driver. CQ_NPN is ignored when CQ_PP = 1.
2	CQ_PP	C/Q Driver Push-Pull Mode 1: Enable push-pull operation on the C/Q driver. 0: Enable open-drain (PNP or NPN mode) operation on the C/Q driver.
1	CQ_Q	C/Q Driver Output Logic 1: Set the C/Q driver high (push-pull mode), set the C/Q PNP switch on (PNP mode), or set the C/Q NPN switch off (NPN mode). See Table 1. 0: CQ is high impedance when CQ_Q = 0 and TXEN is low (or CQ_Dis = 1). CQ logic is the inverse of TX logic when TXEN is high (and CQ_Dis = 0) and CQ_Q = 0. See Table 1.
0	CQ_Dis	C/Q Driver Disable/Enable 1: Disable the C/Q driver, regardless of the state of the TXEN input. The driver is high impedance in this mode. 0: Status of the C/Q driver is determined by the TXEN input or CQ_Q bit.

DIOConfig Register [A2, A1, A0] = [101]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	-	DO_WPD	DO_WPU	DO_AV	DO_NPN	DO_PP	DO_Q	DO_Dis
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	1
Reset Upon Read	N	N	N	N	N	N	N	N

Use the DIOConfig register to control the DI and DO interfaces. All bits in the DIOConfig register are read-write.

BIT	NAME	DESCRIPTION
7	–	This bit is not used.
6	DO_WPD	DO Weak Pull-Down Enable 1: Enable the weak pull-down current sink on the DO driver. 0: Disable the weak pull-down current sink on the DO driver.
5	DO_WPU	DO Weak Pull-Up Enable 1: Enable the weak pull-up current source on the DO driver. 0: Disable the weak pull-up current source on the DO driver.
4	DO_AV	DO Antivalent Operation 1: Enable antivalent operation on the C/Q and DO outputs. In this mode, DO switches as a function of the LO input or the DO_Q bit, but with opposite logic. If CQDOPar = 1, both C/Q and DO switch as a function of TX and/or CQ_Q, but with opposite logic. 0: C/Q and DO switch with normal polarity.
3	DO_NPN	DO Driver NPN/PNP Mode 1: Enable NPN operation (when DO_PP = 0) on the DO driver. 0: Enable PNP operation (when DO_PP = 0) on the DO driver. DO_NPN is ignored when DO_PP = 1.
2	DO_PP	DO Driver Push-Pull Mode 1: Enable push-pull operation on the DO driver. 0: Enable open-drain (PNP or NPN mode) operation on the DO driver.
1	DO_Q	DO Driver Output Logic 1: Set the DO driver high (push-pull mode), set the DO PNP switch on (PNP mode), or set the DO NPN switch off (NPN mode). See Table 1. 0: DO logic is the inverse of LO logic when DO_Dis = 0 and DO_Q = 0. See Table 1.
0	DO_Dis	DO Driver Disable/Enable 1: Disable the DO driver. DO is high impedance when disabled. 0: State of the DO driver is determined by the LO input or the DO_Q bit.

SPI Interface

The device communicates through an SPI-compatible 4-wire serial interface. The MAX14827 supports burst read/write access. The maximum SPI clock rate for the device is 12MHz. The SPI interface complies with clock

polarity CPOL = 0 and clock phase CPHA = 0 (see [Figure 7](#) and [Figure 8](#)).

The SPI interface is not available when V₅ or V_L are not present.




Figure 7. SPI Write Cycle




Figure 8. SPI Read Cycle

SPI Burst Access

Burst access allows writing or reading in one block, by only defining the initial register address in the SPI command byte. Once the initial SPI address is received, the MAX14827 automatically increments the register after each SPI data byte. Efficient programming of multiple consecutive registers is thus possible. Chip select, $\overline{CS}/PP$, must be kept low during the whole write/read cycle.

The SPI clock continues clocking throughout the burst access cycle. The burst cycle ends when the SPI master pulls $\overline{CS}/PP$ high.

Applications Information

Microcontroller Interfacing

The logic levels of the microcontroller interface I/Os are defined by V_L . Apply a voltage from 2.5V to 5.5V to V_L for normal operation. Logic outputs are supplied by V_L .

The device can be configured for simultaneous or multiplexed UART communication. When configured for a multiplexed UART interface, the SPI interface and UART interface pins are shared. See the Mode Selection Table for more information.

Transient Protection

Inductive load switching, ESD, bursts, and surges create high transient voltages. V_{24} , C/Q, DI, and DO should be protected against high overvoltage and undervoltage transients. Positive voltage transients on V_{24} , C/Q, DO, and DI must be limited to +70V relative to GND. Negative voltage transients must be limited to -70V relative to V_{24} . Use protection diodes on C/Q, DO, and DI as shown in [Figure 9](#).

For standard ESD and burst protection demanded by the IO-Link specification, small package TVS can be used (like the uClamp3603T or the SPT01-335). If higher level surge ratings need to be achieved (IEC 61000-4-5 $\pm 1kV/42\Omega$), SMAJ33A or SMBJ36A TVS protectors can also be used.

Using an External Transistor with the 5V Regulator

The internal 5V regulator (V5) can provide up to 30mA of total load current (including the current on to the V33 LDO) when V5 is connected to REG. To achieve larger




Figure 9. MAX14827 Operating Circuit with TVS Protection

load currents or to shunt the power dissipation away from the MAX14827, an external NPN transistor can be connected as shown in [Figure 10](#).

Select an NPN transistor with high VCE voltage to support the max $L+$ supply voltage. In order to protect the NPN transistor against reverse polarity of the $L+$ / $L-$ supply terminals, connect a silicon or a Schottky diode in series with the NPN transistor's collector that has a reverse voltage capability large enough for reverse connected $L+/L-$. A $1\mu F$ capacitor on the V5 is required for stability.

Using an Step-Down Regulator with the 5V Regulator

To decrease power dissipation in the MAX14827, V5 can be powered by an external step-down regulator. Connect the external regulator's output to the V5 input and leave REG unconnected. ([Figure 11](#))




Figure 10. Using an External NPN Transistor with the 5V Regulator




Figure 11. Using an External Step-Down with the 5V Regulator

Shared SPI/UART Interface

Figure 12 is an example of the use of a minimum pin-count microcontroller. A microcontroller serial port, which supports both UART and SPI functions, is used for managing both transceiver control (SPI) and IO-Link data communication (UART). The microcontroller's

shared UART and SPI interface pins are multiplexed. The transceiver's SPI is typically only used for configuration at power-up and occasionally afterwards for reconfiguration, and diagnostics. During an IO-Link master-device communication cycle, the idle time on the C/Q interface can be used for SPI activity. This is possible by slightly increasing the IO-Link device' minimum cycle time.




Figure 12. Multiplexed SPI/UART Mode Configuration

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14827ATG+	-40°C to +125°C	24 TQFN-EP*
MAX14827ATG+T	-40°C to +125°C	24 TQFN-EP*
MAX14827AWA+	-40°C to +125°C	25 WLP
MAX14827AWA+T	-40°C to +125°C	25 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

T = Tape & Reel.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 TQFN-EP	T2444+4	21-0139	90-0022
25 WLP	W252L2+1	21-0787	Refer to Application Note 1891

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/15	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.