


EProClock[®] PCI Express Gen 2 & Gen 3 Generator

Features

- Optimized 100 MHz Operating Frequencies to Meet the Next Generation PCI-Express Gen 2 & Gen 3
- Low power push-pull type differential output buffers
- Integrated voltage regulator
- Integrated resistors on differential clocks
- Four 100-MHz differential PCI-Express clocks
- Low jitter (<50ps)
- Buffered Reference Clock 25MHz
- EProClock[®] Programmable Technology
- I²C support with readback capabilities
- Triangular Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- 25MHz Crystal Input or Clock input
- Industrial Temperature -40°C to 85°C
- 3.3V Power supply
- 32-pin QFN package

| | |
|-----|-----|
| SRC | 25M |
| x4 | x1 |



32-QFN Pin Definitions

| Pin No. | Name | Type | Description |
|---------|-------------|--------|--|
| 1 | VDD | PWR | 3.3V Power Supply |
| 2 | VSS | GND | Ground |
| 3 | NC | NC | No Connect. |
| 4 | NC | NC | No Connect. |
| 5 | VDD | PWR | 3.3V Power Supply |
| 6 | NC | NC | No Connect. |
| 7 | NC | NC | No Connect. |
| 8 | VSS | GND | Ground |
| 9 | VSS | GND | Ground |
| 10 | SRC0 | O, DIF | 100MHz True differential serial reference clock |
| 11 | SRC0# | O, DIF | 100MHz Complement differential serial reference clock |
| 12 | VSS | GND | Ground |
| 13 | SRC1 | O, DIF | 100MHz True differential serial reference clock |
| 14 | SRC1# | O, DIF | 100MHz Complement differential serial reference clock |
| 15 | VDD | PWR | 3.3V Power Supply |
| 16 | NC | NC | No Connect. |
| 17 | VDD | PWR | 3.3V Power Supply |
| 18 | VDD | PWR | 3.3V Power Supply |
| 19 | SRC2# | O, DIF | 100MHz Complement differential serial reference clock |
| 20 | SRC2 | O, DIF | 100MHz True differential serial reference clock |
| 21 | VSS | GND | Ground |
| 22 | SRC3# | O, DIF | 100MHz Complement differential serial reference clock |
| 23 | SRC3 | O, DIF | 100MHz True differential serial reference clock |
| 24 | VDD | PWR | 3.3V Power Supply |
| 25 | CKPWRGD/PD# | I | 3.3V LVTTTL input pin. When PD# is asserted low, the device will power down. |
| 26 | VSS | GND | Ground |
| 27 | XOUT | O, SE | 25MHz Crystal output, <i>Float XOUT if using CLKIN (Clock Input)</i> |
| 28 | XIN/CLKIN | I | 25MHz Crystal input or 3.3V, 25MHz Clock input |
| 29 | VDD | PWR | 3.3V Power Supply |
| 30 | REF | O | 3.3V, 25MHz clock output. |
| 31 | SDATA | I/O | SMBus compatible SDATA |
| 32 | SCLK | I | SMBus compatible SCLOCK |

EProClock® Programmable Technology

EProClock® is the world's first non-volatile programmable clock. The EProClock® technology allows board designer to promptly achieve optimum compliance and clock signal integrity; historically, attainable typically through device and/or board redesigns.

EProClock® technology can be configured through SMBus or hard coded.

Features:

- > 4000 bits of configurations
- Can be configured through SMBus or hard coded
- Custom frequency sets
- Differential skew control on true or compliment or both

- Differential duty cycle control on true or compliment or both
- Differential amplitude control
- Differential and single-ended slew rate control
- Program Internal or External series resistor on single-ended clocks
- Program different spread profiles and modulation rates

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial

Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 1*.

The block write and block read protocol is outlined in *Table 2* while *Table 3* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For

Table 1. Command Code Definition

| Bit | Description |
|-------|---|
| 7 | 0 = Block read or block write operation, 1 = Byte read or byte write operation |
| (6:0) | Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000' |

Table 2. Block Read and Block Write Protocol

| Block Write Protocol | | Block Read Protocol | |
|----------------------|-------------------------------|---------------------|-------------------------------------|
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 8:2 | Slave address–7 bits | 8:2 | Slave address–7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 18:11 | Command Code–8 bits | 18:11 | Command Code–8 bits |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 27:20 | Byte Count–8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 27:21 | Slave address–7 bits |
| 36:29 | Data byte 1–8 bits | 28 | Read = 1 |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| 45:38 | Data byte 2–8 bits | 37:30 | Byte Count from slave–8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
| | Data Byte /Slave Acknowledges | 46:39 | Data byte 1 from slave–8 bits |
| | Data Byte N–8 bits | 47 | Acknowledge |
| | Acknowledge from slave | 55:48 | Data byte 2 from slave–8 bits |
| | Stop | 56 | Acknowledge |
| | | | Data bytes from slave / Acknowledge |
| | | | Data Byte N from slave–8 bits |
| | | | NOT Acknowledge |
| | | | Stop |

Table 3. Byte Read and Byte Write Protocol

| Byte Write Protocol | | Byte Read Protocol | |
|---------------------|------------------------|--------------------|------------------------|
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 8:2 | Slave address–7 bits | 8:2 | Slave address–7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 18:11 | Command Code–8 bits | 18:11 | Command Code–8 bits |

Table 3. Byte Read and Byte Write Protocol

| | | | |
|-------|------------------------|-------|------------------------|
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 27:20 | Data byte–8 bits | 20 | Repeated start |
| 28 | Acknowledge from slave | 27:21 | Slave address–7 bits |
| 29 | Stop | 28 | Read |
| | | 29 | Acknowledge from slave |
| | | 37:30 | Data from slave–8 bits |
| | | 38 | NOT Acknowledge |
| | | 39 | Stop |

Control Registers

Byte 0: Control Register 0

| Bit | @Pup | Name | Description |
|-----|------|------------|---|
| 7 | 1 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 1 | RESERVED | RESERVED |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 0 | RESERVED | RESERVED |
| 1 | 0 | RESERVED | RESERVED |
| 0 | 1 | PD_Restore | Save configuration when PD# is asserted 0 = Config. cleared, 1 = Config. saved |

Byte 1: Control Register 1

| Bit | @Pup | Name | Description |
|-----|------|------------|--|
| 7 | 1 | RESERVED | RESERVED |
| 6 | 0 | PLL1_SS_DC | Select for down or center SS 0 = -0.5% Down spread, 1 = +/-0.5% Center spread |
| 5 | 0 | RESERVED | RESERVED |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 1 | RESERVED | RESERVED |
| 1 | 0 | RESERVED | RESERVED |
| 0 | 1 | RESERVED | RESERVED |

Byte 2: Control Register 2

| Bit | @Pup | Name | Description |
|-----|------|----------|--|
| 7 | 1 | REF_OE | Output enable for REF 0 = Output Disabled, 1 = Output Enabled |
| 6 | 1 | RESERVED | RESERVED |
| 5 | 1 | RESERVED | RESERVED |
| 4 | 1 | RESERVED | RESERVED |
| 3 | 1 | RESERVED | RESERVED |
| 2 | 1 | RESERVED | RESERVED |
| 1 | 1 | RESERVED | RESERVED |

Byte 2: Control Register 2 (continued)

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 0 | 1 | RESERVED | RESERVED |

Byte 3: Control Register 3

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 7 | 1 | RESERVED | RESERVED |
| 6 | 1 | RESERVED | RESERVED |
| 5 | 1 | RESERVED | RESERVED |
| 4 | 1 | RESERVED | RESERVED |
| 3 | 1 | RESERVED | RESERVED |
| 2 | 1 | RESERVED | RESERVED |
| 1 | 1 | RESERVED | RESERVED |
| 0 | 1 | RESERVED | RESERVED |

Byte 4: Control Register 4

| Bit | @Pup | Name | Description |
|-----|------|------------|--|
| 7 | 1 | RESERVED | RESERVED |
| 6 | 1 | SRC0_OE | Output enable for SRC0 0 = Output Disabled, 1 = Output Enabled |
| 5 | 1 | SRC1_OE | Output enable for SRC1 0 = Output Disabled, 1 = Output Enabled |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 1 | SRC3_OE | Output enable for SRC3 0 = Output Disabled, 1 = Output Enabled |
| 2 | 1 | SRC2_OE | Output enable for SRC2 0 = Output Disabled, 1 = Output Enabled |
| 1 | 0 | PLL1_SS_EN | Enable PLL1s spread modulation, 0 = Spread Disabled, 1 = Spread Enabled |
| 0 | 1 | RESERVED | RESERVED |

Byte 5: Control Register 5

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 7 | 0 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 0 | RESERVED | RESERVED |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 0 | RESERVED | RESERVED |
| 1 | 0 | RESERVED | RESERVED |
| 0 | 0 | RESERVED | RESERVED |

Byte 6: Control Register 6

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 7 | 0 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |

Byte 6: Control Register 6

| | | | |
|---|---|----------|--|
| 5 | 0 | REF Bit1 | REF slew rate control (see Byte 13 for Slew Rate Bit0 & Bit2) 0 = High, 1 = Low |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 0 | RESERVED | RESERVED |
| 1 | 0 | RESERVED | RESERVED |
| 0 | 0 | RESERVED | RESERVED |

Byte 7: Vendor ID

| Bit | @Pup | Name | Description |
|-----|------|-----------------|---------------------|
| 7 | 0 | Rev Code Bit 3 | Revision Code Bit 3 |
| 6 | 1 | Rev Code Bit 2 | Revision Code Bit 2 |
| 5 | 0 | Rev Code Bit 1 | Revision Code Bit 1 |
| 4 | 0 | Rev Code Bit 0 | Revision Code Bit 0 |
| 3 | 1 | Vendor ID bit 3 | Vendor ID Bit 3 |
| 2 | 0 | Vendor ID bit 2 | Vendor ID Bit 2 |
| 1 | 0 | Vendor ID bit 1 | Vendor ID Bit 1 |
| 0 | 0 | Vendor ID bit 0 | Vendor ID Bit 0 |

Byte 8: Control Register 8

| Bit | @Pup | Name | Description |
|-----|------|------------|-------------|
| 7 | 1 | Device_ID3 | RESERVED |
| 6 | 0 | Device_ID2 | RESERVED |
| 5 | 0 | Device_ID1 | RESERVED |
| 4 | 0 | Device_ID0 | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 0 | RESERVED | RESERVED |
| 1 | 0 | RESERVED | RESERVED |
| 0 | 0 | RESERVED | RESERVED |

Byte 9: Control Register 9

| Bit | @Pup | Name | Description |
|-----|------|-----------------|---|
| 7 | 0 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 1 | RESERVED | RESERVED |
| 4 | 0 | TEST_MODE_SEL | Test mode select either REF/N or tri-state 0 = All outputs tri-state, 1 = All output REF/N |
| 3 | 0 | TEST_MODE_ENTRY | Allows entry into test mode 0 = Normal Operation, 1 = Enter test mode(s) |

Byte 9: Control Register 9

| | | | |
|---|---|-------------|---|
| 2 | 1 | I2C_VOUT<2> | Amplitude configurations differential clocks I2C_VOUT[2:0] 000 = 0.30V 001 = 0.40V 010 = 0.50V 011 = 0.60V 100 = 0.70V 101 = 0.80V (default) 110 = 0.90V 111 = 1.00V |
| 1 | 0 | I2C_VOUT<1> | |
| 0 | 1 | I2C_VOUT<0> | |

Byte 10: Control Register 10

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 7 | 0 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 0 | RESERVED | RESERVED |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 0 | RESERVED | RESERVED |
| 1 | 1 | RESERVED | RESERVED |
| 0 | 1 | RESERVED | RESERVED |

Byte 11: Control Register 11

| Bit | @Pup | Name | Description |
|-----|------|----------|-------------|
| 7 | 0 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 0 | RESERVED | RESERVED |
| 4 | 0 | RESERVED | RESERVED |
| 3 | 0 | RESERVED | RESERVED |
| 2 | 1 | RESERVED | RESERVED |
| 1 | 1 | RESERVED | RESERVED |
| 0 | 1 | RESERVED | RESERVED |

Byte 12: Byte Count

| Bit | @Pup | Name | Description |
|-----|------|------|--|
| 7 | 0 | BC7 | Byte count register for block read operation. The default value for Byte count is 15. In order to read beyond Byte 15, the user should change the byte count limit.to or beyond the byte that is desired to be read. |
| 6 | 0 | BC6 | |
| 5 | 0 | BC5 | |
| 4 | 0 | BC4 | |
| 3 | 1 | BC3 | |
| 2 | 1 | BC2 | |
| 1 | 1 | BC1 | |
| 0 | 1 | BC0 | |

Byte 13: Control Register 13

| Bit | @Pup | Name | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------|------|------------------------|---|--|------|------|------|-----------------|--|---|---|---|--|--|---|---|---|--|---|---|---|--|---|---|---|--|---|---|---|---------|---|---|---|--|---|---|---|-------------------|---|---|---|
| 7 | 1 | REF_Bit2 | Drive Strength Control - Bit[2:0] , <i>Note: Slew Rate REF Bit1 is located in Byte 6 Bit 5</i> Normal mode default '101' Wireless Friendly Mode default to '111' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 6 | 1 | REF_Bit0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 5 | 1 | RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4 | 1 | RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3 | 1 | RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2 | 1 | RESERVED | <table border="1"> <thead> <tr> <th>Mode</th> <th>Bit2</th> <th>Bit1</th> <th>Bit0</th> <th>Buffer Strength</th> </tr> </thead> <tbody> <tr> <td></td> <td>0</td> <td>0</td> <td>0</td> <td rowspan="7"> <div style="text-align: center;">Strong</div> <div style="text-align: center;">↓</div> <div style="text-align: center;">Weak</div> </td> </tr> <tr> <td></td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>Default</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td></td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>Wireless Friendly</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table> | Mode | Bit2 | Bit1 | Bit0 | Buffer Strength | | 0 | 0 | 0 | <div style="text-align: center;">Strong</div> <div style="text-align: center;">↓</div> <div style="text-align: center;">Weak</div> | | 0 | 0 | 1 | | 0 | 1 | 0 | | 0 | 1 | 1 | | 1 | 0 | 0 | Default | 1 | 0 | 1 | | 1 | 1 | 0 | Wireless Friendly | 1 | 1 | 1 |
| Mode | Bit2 | Bit1 | Bit0 | Buffer Strength | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 0 | <div style="text-align: center;">Strong</div> <div style="text-align: center;">↓</div> <div style="text-align: center;">Weak</div> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Default | 1 | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 1 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Wireless Friendly | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | RESERVED | RESERVED | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | Wireless Friendly mode | Wireless Friendly Mode 0 = Disabled, Default all single-ended clocks slew rate config bits to '101' 1 = Enabled, Default all single-ended clocks slew rate config bits to '111' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Byte 14: Control Register 14

| Bit | @Pup | Name | Description |
|-----|------|----------|--|
| 7 | 1 | RESERVED | RESERVED |
| 6 | 0 | RESERVED | RESERVED |
| 5 | 1 | RESERVED | RESERVED |
| 4 | 0 | OTP_4 | OTP_ID Identification for programmed device |
| 3 | 0 | OTP_3 | |
| 2 | 1 | OTP_2 | |
| 1 | 0 | OTP_1 | |
| 0 | 0 | OTP_0 | |

Table 4. Output Driver Status

| | All Differential Clocks | |
|----------------------|-------------------------|--------|
| | Clock | Clock# |
| PD# = 0 (Power down) | Low | Low |

PD# (Power down) Assertion

When PD is sampled HIGH by two consecutive rising edges of SRCC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held LOW. When PD mode is desired as the initial power on state, PD must be asserted HIGH in less than 10 μs after asserting CKPWRGD.

PD# (Power down) Clarification

The CKPWRGD/PD# pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD. Once CKPWRGD has been sampled HIGH by the clock chip, the pin assumes PD# functionality. The PD# pin is an asynchronous active LOW input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD# is also an asynchronous input for powering up the system. When PD# is asserted LOW, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

PD# Deassertion

The power up latency is less than 1.8 ms. This is the time from the deassertion of the PD# pin or the ramping of the power supply until the time that stable clocks are generated from the clock chip. All differential outputs stopped in a three-state condition, resulting from power down are driven high in less than 300 μs of PD# deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of each clock. *Figure 2* is an example showing the relationship of clocks coming up.




Figure 1. Power down Assertion Timing Waveform




Figure 2. Power down Deassertion Timing Waveform

Absolute Maximum Conditions

| Parameter | Description | Condition | Min. | Max. | Unit |
|----------------------|--|-----------------------------|------|------|-----------------|
| V _{DD_3.3V} | Main Supply Voltage | Functional | – | 4.6 | V |
| V _{IN} | Input Voltage | Relative to V _{SS} | –0.5 | 4.6 | V _{DC} |
| T _S | Temperature, Storage | Non-functional | –65 | 150 | °C |
| T _A | Temperature, Operating Ambient, Industrial | Functional | –40 | 85 | °C |
| T _A | Temperature, Operating Ambient, Commercial | Functional | 0 | 85 | °C |
| T _J | Temperature, Junction | Functional | – | 150 | °C |
| θ _{JC} | Dissipation, Junction to Case | JEDEC (JESD 51) | – | 20 | °C/W |
| θ _{JA} | Dissipation, Junction to Ambient | JEDEC (JESD 51) | – | 60 | °C/W |
| ESD _{HBM} | ESD Protection (Human Body Model) | JEDEC (JESD 22 - A114) | 2000 | – | V |
| UL-94 | Flammability Rating | UL (Class) | V-0 | | |

DC Electrical Specifications

| Parameter | Description | Condition | Min. | Max. | Unit |
|----------------------|------------------------------|-------------|-----------------------|-----------------------|------|
| V _{DD core} | 3.3V Operating Voltage | 3.3 ± 5% | 3.135 | 3.465 | V |
| V _{IH} | 3.3V Input High Voltage (SE) | | 2.0 | V _{DD} + 0.3 | V |
| V _{IL} | 3.3V Input Low Voltage (SE) | | V _{SS} – 0.3 | 0.8 | V |
| V _{IHI2C} | Input High Voltage | SDATA, SCLK | 2.2 | – | V |
| V _{ILI2C} | Input Low Voltage | SDATA, SCLK | – | 1.0 | V |



DC Electrical Specifications

| Parameter | Description | Condition | Min. | Max. | Unit |
|----------------|-------------------------------|---|------|------|---------------|
| I_{IH} | Input High Leakage Current | Except internal pull-down resistors, $0 < V_{IN} < V_{DD}$ | – | 5 | μA |
| I_{IL} | Input Low Leakage Current | Except internal pull-up resistors, $0 < V_{IN} < V_{DD}$ | –5 | – | μA |
| V_{OH} | 3.3V Output High Voltage (SE) | $I_{OH} = -1 \text{ mA}$ | 2.4 | – | V |
| V_{OL} | 3.3V Output Low Voltage (SE) | $I_{OL} = 1 \text{ mA}$ | – | 0.4 | V |
| I_{OZ} | High-impedance Output Current | | –10 | 10 | μA |
| C_{IN} | Input Pin Capacitance | | 1.5 | 5 | pF |
| C_{OUT} | Output Pin Capacitance | | | 6 | pF |
| L_{IN} | Pin Inductance | | – | 7 | nH |
| I_{DD_PD} | Power Down Current | | – | 1 | mA |
| $I_{DD_3.3V}$ | Dynamic Supply Current | All outputs enabled. Differential clocks with 7” traces 2pF load. | – | 65 | mA |



AC Electrical Specifications

| Parameter | Description | Condition | Min. | Max. | Unit |
|---------------------------------|---|---|----------|----------|------|
| Crystal | | | | | |
| L _{ACC} | Long-term Accuracy | Measured at VDD/2 differential | - | 250 | ppm |
| Clock Input | | | | | |
| T _{DC} | CLKIN Duty Cycle | Measured at VDD/2 | 47 | 53 | % |
| T _R /T _F | CLKIN Rise and Fall Times | Measured between 0.2V _{DD} and 0.8V _{DD} | 0.5 | 4.0 | V/ns |
| T _{CCJ} | CLKIN Cycle to Cycle Jitter | Measured at VDD/2 | - | 250 | ps |
| T _{LTJ} | CLKIN Long Term Jitter | Measured at VDD/2 | - | 350 | ps |
| V _{IH} | Input High Voltage | XIN / CLKIN pin | 2 | VDD+0.3 | V |
| V _{IL} | Input Low Voltage | XIN / CLKIN pin | - | 0.8 | V |
| I _{IH} | Input High Current | XIN / CLKIN pin, VIN = VDD | - | 35 | uA |
| I _{IL} | Input Low Current | XIN / CLKIN pin, 0 < VIN < 0.8 | -35 | - | uA |
| SRC at 0.7V | | | | | |
| T _{DC} | SRC Duty Cycle | Measured at 0V differential | 45 | 55 | % |
| T _{PERIOD} | 100 MHz SRC Period | Measured at 0V differential at 0.1s | 9.99900 | 10.0010 | ns |
| T _{PERIODSS} | 100 MHz SRC Period, SSC | Measured at 0V differential at 0.1s | 10.02406 | 10.02607 | ns |
| T _{PERIODAbs} | 100 MHz SRC Absolute Period | Measured at 0V differential at 1 clock | 9.87400 | 10.1260 | ns |
| T _{PERIODSSAbs} | 100 MHz SRC Absolute Period, SSC | Measured at 0V differential at 1 clock | 9.87406 | 10.1762 | ns |
| T _{CCJ} | SRC Cycle to Cycle Jitter | Measured at 0V differential | - | 125 | ps |
| RMS _{GEN1} | Output PCIe* Gen1 REFCLK phase jitter | BER = 1E-12 (including PLL BW 8 - 16 MHz, ζ = 0.54, Td=10 ns, Ftrk=1.5 MHz) | 0 | 108 | ps |
| RMS _{GEN2} | Output PCIe* Gen2 REFCLK phase jitter | Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz | 0 | 3.0 | ps |
| RMS _{GEN2} | Output PCIe* Gen2 REFCLK phase jitter | Includes PLL BW 8 - 16 MHz, Jitter Peaking = 3dB, ζ = 0.54, Td=10 ns), Low Band, F < 1.5MHz | 0 | 3.1 | ps |
| RMS _{GEN3} | Output phase jitter impact – PCIe* Gen3 | Includes PLL BW 2 - 4 MHz, CDR = 10MHz) | 0 | 1.0 | ps |
| L _{ACC} | SRC Long Term Accuracy | Measured at 0V differential | - | 100 | ppm |
| T _R / T _F | SRC Rising/Falling Slew Rate | Measured differentially from ±150 mV | 2.5 | 8 | V/ns |
| V _{HIGH} | Voltage High | | | 1.15 | V |
| V _{LOW} | Voltage Low | | -0.3 | - | V |
| V _{OX} | Crossing Point Voltage at 0.7V Swing | | 300 | 550 | mV |
| REF at 3.3V | | | | | |
| T _{DC} | Duty Cycle | Measurement at 1.5V | 45 | 55 | % |
| T _{PERIOD} | Period | Measurement at 1.5V | 39.996 | 40.004 | ns |
| T _{PERIODAbs} | Absolute Period | Measurement at 1.5V | 39.32360 | 40.67640 | ns |
| T _R / T _F | Rising and Falling Edge Rate | Measured between 0.8V and 2.0V | 1.0 | 4.0 | V/ns |
| T _{CCJ} | Cycle to Cycle Jitter | Measurement at 1.5V | - | 250 | ps |
| L _{ACC} | Long Term Accuracy | Measured at 1.5V | - | 100 | ppm |



AC Electrical Specifications

| Parameter | Description | Condition | Min. | Max. | Unit |
|----------------------------------|-----------------------------------|-----------|------|------|------|
| ENABLE/DISABLE and SET-UP | | | | | |
| T _{STABLE} | Clock Stabilization from Power-up | | – | 1.8 | ms |
| T _{SS} | Stopclock Set-up Time | | 10.0 | – | ns |

Test and Measurement Set-up

For Reference Clock

The following diagram shows the test load configurations for the single-ended REF output signal.




Figure 3. Single-ended REF Triple Load Configuration




Figure 4. Single-ended Output Signals (for AC Parameters Measurement)

For Differential Clock Signals

This diagram shows the test load configuration for the differential clock signals




Figure 5. 0.7V Differential Load Configuration




Figure 6. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)






Figure 7. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)

Ordering Information


| Part Number | Package Type | Product Flow |
|------------------|--------------------------|--------------------------|
| Lead-free | | |
| SL28PCle25ALC | 32-pin QFN | Commercial, 0° to 85°C |
| SL28PCle25ALCT | 32-pin QFN–Tape and Reel | Commercial, 0° to 85°C |
| SL28PCle25ALI | 32-pin QFN | Industrial, -40° to 85°C |
| SL28PCle25ALIT | 32-pin QFN–Tape and Reel | Industrial, -40° to 85°C |

Package Diagrams

32-Lead QFN 5x 5mm



- NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
 2. DIMENSIONAL TOLERANCE UNLESS OTHERWISE SPECIFIED +/- 0.10.
 3. THE SURFACE OF THE PACKAGE SHALL BE RZ 4-8µM
 4. PROTRUSIONS AT THE PKG. OUTLINE SHALL NOT EXCEED 0.10.



※TRACE CODE:BOTTOM SIDE HALF ETCHING(DEPTH=0.1REF.)
 ① A,B,-J(KFRAME ROW)
 ② ③-01,02, 36(FRAME COLUMN)

| SYMBOL | COMMON DIMENSIONS | | |
|--------|-------------------|------|------|
| | MIN | NOM | MAX |
| A | 0.70 | 0.75 | 0.80 |
| A2 | 0.20 REF. | | |
| b | 0.20 | 0.25 | 0.30 |
| D | 4.90 | 5.00 | 5.10 |
| D2 | 3.15 | 3.30 | 3.45 |
| E | 4.90 | 5.00 | 5.10 |
| E2 | 3.15 | 3.30 | 3.45 |
| e | 0.50 BSC. | | |
| k | 0.41 | — | — |
| L | 0.30 | 0.40 | 0.50 |

Document History Page

| Document Title: SL28PCle25 PC EProClock® PCI Express Gen 2 & Gen 3 Generator | | | |
|---|-------------------|------------------------|--|
| DOC#: SP-AP-0776 (Rev. 0.2) | | | |
| REV. | Issue Date | Orig. of Change | Description of Change |
| 1.0 | 9/17/09 | JMA | Initial Release |
| 1.1 | 10/13/09 | JMA | Updated miscellaneous text content |
| AA | 05/17/10 | JMA | 1. Added CLKINFeatures. 2. Updated default spread to be non-spread PCI-Express 3. Updated I2C registers 4. Updated IDD Spec |
| AA | 10/21/10 | TRP | Updated miscellaneous text content |
| AA | 11/17/10 | TRP | 1. Updated spread percentage in Byte1 bit6 2. Updated IDD condition on trace lenght to 7" |

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.