SLLS401 - NOVEMBER 1999

- Drive Capability and Output Counts:
   80 mA (Current Sink) × 16 Bits
   120 mA (Current Sink) × 8 Bits
- Constant Current Output Range:

   5 mA to 80 mA/10 mA to 120 mA (Selectable by MODE Terminal) (Current Value Setting for All Output Terminals Using External Resistor and Internal Brightness Control Register)
- Constant Current Accuracy ±4% (Maximum Error Between Bits)
- Voltage Applied to Constant Current Output Terminals:
  - Minimum 0.4 V (Output Current 5 mA to 40 mA)
  - Minimum 0.7 V (Output Current 40 mA to 80 mA)
- 256 Gray Scale Display:
   Pulse Width Control 256 Steps
- Brightness Adjustment:
  - Output Current Adjustment for 32 Steps (Adjustment for Brightness Deviation Between LED Modules)
  - 8 Steps Brightness Control by 8 Times Speed Gray Scale Control Clock (Brightness Adjustment for Panel)
- Error Output Signal Check:
  - Check Error Output Signal Line Such as Protection Circuit When Operating
- Data Output Timing Selectable:
   Select Data Output Timing for Shift Register Relative to Clock

- OVM (Output Voltage Monitor):

   Monitor Voltage on Constant Current Output Terminals (Detect LED Disconnection and Short Circuit)
- WDT (Watchdog Timer):
   Turn Output Off When Scan Signal Stopped
- TSD (Thermal Shut Down):
   Turn Output Off When Junction
  - Temperature Exceeds Limit
- Data Input: – Clock Synchronized 1 Bit Serial Input (Shmitt-Triggered Input)
- Data Output:
   Clock Synchronized 1 Bit Serial Output (3-State Output)
- Input Signal Level:
   CMOS Level
- Power Supply Voltage . . . 4.5 V to 5.5 V
- Maximum Output Voltage . . . 17 V
- Data Transfer Rate . . . 15 MHz (Max
- Gray Scale Clock Frequency ... 8 MHz (Max)
- Operating Free-Air Temperature Range -20°C to 85°C
- 64-Pin HTQFP Package (P<sub>D</sub> = 4.9 W, T<sub>A</sub> = 25°C)

### description

The TLC5905 is a constant current driver that incorporates shift register, data latch, constant current circuitry with a current value adjustable and 256 gray scale display that uses pulse width control. The output current can be selected as maximum 80 mA with 16 bits or 120 mA with 8 bit. The current value of the constant current output is set by one external resistor. After this device is mounted on a printed-circuit board (PCB), the brightness deviation between LED modules (ICs) can be adjusted using an external data input, and the brightness control for the panel can be accomplished by the brightness adjustment circuitry. Also, the device incorporates the output voltage monitor (OVM) used for LED open detection (LOD) by monitoring constant current output. Moreover, the device incorporates watchdog timer (WDT) circuitry, which turns constant current output off when the scan signal stops during dynamic scanning operation, and thermal shutdown (TSD) circuitry, which turns constant current output off when the junction temperature exceeds the limit.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLLS401 - NOVEMBER 1999

### pin assignments



NC - No internal connection



SLLS401 - NOVEMBER 1999

### functional block diagram



NOTE: All the input terminals are with Schmitt-triggered inverter except IREF and WDCAP.



SLLS401 - NOVEMBER 1999

### functional block diagram for shift register and data latch



NOTE: Enclosed in ( ) is dependent on MODE pin selection.



SLLS401 - NOVEMBER 1999

## equivalent input and output schematic diagrams





SLLS401 - NOVEMBER 1999

# **Terminal Functions**

TERMINAL			DECODIDATION		
NAME	NO.	1/0	DESCRIPTION		
BCENA	55	I	Brightness control enable. When BCENA is low, the brightness control latch is set to the default value. The output current value in this status is 100% of the value set by an external resistor. The frequency division ratio of GSCLK is1/1. When BCENA is high, writing to brightness control latch is enabled.		
BLANK	45	Ι	Blank(Light off). When BLANK is high, all the output of the constant current driver is turned off. The constant current output is turned on (LED on) when synchronized to the falling edge of GCLK after next rising edge of GCLK when BLANK goes from high to low.		
BOUT	34	0	Blank signal delay. BOUT is an output with the addition of delay time to BLANK.		
GSCLK	46	I	Clock input for gray scale. The gray scale display is accomplished by lighting the LED on until the number of GSCLK counted is equal to data latched.		
GNDANA	28		Analog ground (internally connected to GNDLOG and GNDLED)		
GNDLED	3,6,11,14, 19,22,59,62		LED driver ground (internally connected to GNDANA and GNDLOG)		
GNDLOG	54		Logic ground (internally connected to GNDANA and GNDLED)		
GSOUT	33	0	Clock delay for gray scale. GSOUT is an output with the addition of delay time to GSCLK.		
IREF	25	I/O	Constant current value setting. LED current is set to the desired value by connecting an external resistor between IREF and GND. The 37 times current is compared to current across the external resistor sink on the output terminal.		
MCENA	31	I	OVM enable. When MCENA is low, the OVM latch is set to the default value. The comparison voltage in this status is 0.3 V. When MCENA is high, writing to OVM latch is enabled.		
MODE	53	I	8/16 bits select. When MODE is high, the 16 bits output is selected. When MODE is low, the 8 bits output is selected.		
NC	1,7,10,16,17,24, 29,50,56,57,64		No internal connection		
OUT0 – OUT15	58,60,61,63, 2,4,5,8,9,12,13 15,18,20,21,23	0	Constant current output		
RSEL0 RSEL1	43 44	I	Shift register data latch switching. When RSEL1 is low and RESL0 is low, gray scale data shift register latch is selected. When RSEL1 is low and RESL0 is high, the brightness control register latch is selected. When RSEL1 is high and RSEL0 is low, the OVM register latch is selected. When RSEL1 is high and RSEL0 high, no register latch is selected.		
SCLK	42	I	Clock input for data transfer. The input data is from SIN. All data on the shift register selected by RSEL0 and RSEL1, and output data at SOUT are sifted by 1 bit synchronizing to SCLK. The data except the SOUT is synchronized to the rising edge. The edge for data from SOUT is determined by the level of SOMODE.		
SIN	49	I	Input for 1 bit serial data. These terminals are inputs for shift register for gray scale data, brightness control and OVM. The register selected is determined by RSEL0, 1.		
SOMODE	47	I	Timing select for data output. When SOMODE is low, SOUT is changed by synchronizing to the rising edge of SCLK. When SOMODE is high, SOUT is changed by synchronizing to the falling edge of SCLK.		
SOUT	32	0	Output for 1 bit serial data with 3–state. These terminals are outputs for shift register for gray scale data, brightness control and OVM. The register selected is determined by RSEL0, 1.		
TEST1 TEST2	35 48	I	TEST. Factory test terminal. TEST1 and TEST2 should be connected to GND for normal operation.		
THERMAL PAD	package bottom		Heat sink pad. This pad is connected to the lowest potential IC or thermal layer.		
TSENA	51	I	TSD (thermal shutdown) enable. When TSENA is high, TSD is enabled. When TSENA is low, TSD is disabled.		



SLLS401 - NOVEMBER 1999

## **Terminal Functions (Continued)**

TERM	TERMINAL			
NAME	NO.	1/0	DESCRIPTION	
VCCANA	30		Analog power supply voltage	
VCCLOG	52		Logic power supply voltage	
VCCLED	26		LED driver power supply voltage	
WDCAP	27	I	WDT (watchdog timer) detection time adjustment. WDT detection time is adjusted by connecting a capacitor between WDCAP and GND. When WDCAP is directly connected to GND, the WDT function is disabled. In this case, WDTRG should be tied to a high or low level.	
WDTRG	39	I	WDT (watchdog timer) trigger input. By applying a scan signal to this terminal, the so signal can be monitored by turning the constant current output off and protecting the L from damage by burning when the scan signal is stopped during constant period design	
XDOWN1	37	0	Shutdown. XDOWN1 is configured as an open collector. It goes low when constant curre output is shut down by the WDT or TSD function.	
XDOWN2	36	ο	OVM comparator output. XDOWN2 is configured as open collector. It monitors terminal voltage when constant current output is turned on. XDOWN2 goes low when this voltage is lower than the level selected by the OVM latch. When BLANK is set high, the previous level is held.	
XENABLE	41	I	SCLK enable. When XENABLE is low, data transfer is enabled. Data transfer starts on the rising edge of SCLK after XENABLE goes low. During XENABLE high, no data is transferred.	
XLATCH	38	I	Latch. When XLATCH is high, data on shift register goes through latch. When XLATCH low, data is latched. Accordingly, if data on shift register is changed during XLATCH hig this new value is latched (level latch).	
XOE	40	I	Data output enable. When XOE is low, the SOUT terminal is drived. When XOE is high, the SOUT terminal goes to high-impedance state.	

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to CNDLOC terminal.

NOTE 1: All voltage values are with respect to GNDLOG terminal.



SLLS401 - NOVEMBER 1999

### recommended operating conditions

### dc characteristics

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Logic supply voltage, V <sub>CC(LOG)</sub>		4.5	5	5.5	V
Supply voltage for constant current circuit, $V_{\mbox{CC(LED)}}$		4.5	5	5.5	V
Analog power supply, VCC(ANA)		4.5	5	5.5	V
Voltage between $V_{CC}$ , $V_{(DIFF1)}$	V(DIFF1) = VCC(LOG) - VCC(ANA) VCC(LOG) - VCC(LED), VCC(ANA) - VCC(LED)	- 0.3	0	0.3	V
Voltage between GND, $V_{(DIFF2)}$	$V_{(DIFF2)} = GNDLOG - GND(ANA)$ GND(LOG) - GND(LED), GND(ANA) - GND(LED)	- 0.3	0	0.3	V
Voltage applied to constant current output, V(OUTn)	OUT0 to OUT15 off			17	V
High-level input voltage, VIH		0.8 VCC(LOG)		VCC(LOG)	V
Low-level input voltage, VIL		GNDLOG		0.2 VCC(LOG)	V
High-level output current, IOH	V <sub>CC(LOG)</sub> = 4.5V, SOUT, BOUT, GSOUT			- 1.0	mA
	V <sub>CC(LOG)</sub> = 4.5V, SOUT, BOUT, GSOUT			1.0	mA
Low-level output current, IOL	V <sub>CC(LOG)</sub> = 4.5V, XDOWN1, XDOWN2			5	mA
Constant output current, IOL(C)	OUT0 to OUT15	5		80	mA
Operating free-air temperature range, TA		- 20		85	°C

# ac characteristics, $V_{CC(LOG)} = V_{CC(ANA)} = V_{CC(LED)} = 4.5$ V to 5.5 V, $T_A = -20$ to 85°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCI K alack fraguency for such	At single operation			15	MHz
SCLK clock frequency, f(SCLK)	At cascade operation (SOMODE = L)			10	
SCLK pulse duration (high or low level), $t_{W(h)}/t_{W(l)}$		20			ns
	Frequency division ratio 1/1			8	N 41 I
GSCLK clock frequency, f(GSCLK)	No GSOUT operation (see Note 2)			20	MHz
CCCLK nulse duration (kigh or low lovel) to us (to us	Frequency division ratio 1/1	40			
GSCLK pulse duration (high or low level), $t_{W(h)}\!/\!t_{W(l)}$	No GSOUT operation (see Note 2)	20			ns
WDTRG clock frequency, f(WDT)				8	MHz
WDTRG pulse duration (high or low level), $t_{W(h)}/t_{W(l)}$		40			ns
XLATCH pulse duration (high), tw(h)		50			ns
Rise/fall time, t <sub>r</sub> /t <sub>f</sub>				100	ns
	SIN – SCLK	10			
	BLANK – GSCLK	BLANK – GSCLK 20			
	XENABLE – SCLK XLATCH – SCLK XLATCH – GSCLK				
Setup time, t <sub>SU</sub>					ns
	RSEL – SCLK	10			
	RSEL – XLATCH	20			
	SIN – SCLK	10			
	XENABLE – SCLK	20			
Hold time, t <sub>h</sub>	XLATCH – SCLK	30			ns
	RSEL – SCLK				
	RSEL – XLATCH	20			

NOTE 2: When GSCLK is operated with >8 MHz, GSOUT operation can not be assured.



SLLS401 - NOVEMBER 1999

# electrical characteristics, MIN/MAX:V<sub>CC(LOG)</sub>= V<sub>CC(ANA)</sub> = V<sub>CC(LED)</sub> = 4.5 V to 5.5 V, T<sub>A</sub> = -20 to 85°C TYP: V<sub>CC(LOG)</sub> = V<sub>CC(ANA)</sub> = V<sub>CC(LED)</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA, SOUT, GSOUT, BOUT	V <sub>CC(LOG)</sub> -0.5			V
Ver	Low-level output voltage	I <sub>OL</sub> = 1 mA, SOUT, GSOUT, BOUT			0.5	V
VOL	Low-level output voltage	I <sub>OL</sub> = 5 mA, XDOWN1, XDOWN2			0.5	v
lj	Input current	$V_I = V_{CC(LOG)}$ or GND(LOG)			±1	μΑ
l(LOG)	Supply current (logic)	Input signal is static, TSENA = H, WDCAP = OPEN			1	mA
(200)		Data transfer, SCLK = 15 MHz, GSCLK = 8 MHz		18	30	mA
lana	Supply surrent (analog)	LED turnon, $R(IREF) = 590 \Omega$		3	5	<b>س</b> ۸
I(ANA)	Supply current (analog)	LED turnoff, $R(IREF) = 590 \Omega$		3	5	mA
		LED turnoff, $R(IREF) = 1180 \Omega$		15	20	
I(LED) Supply current (cons driver)		LED turnoff, $R_{(IREF)} = 590 \Omega$		30	40	
	Supply current (constant current driver)	$V_O = 1 V$ , $R_{(IREF)} = 1180 \Omega$ All output bits turn on		25	35	mA
		$V_O = 1 V$ , $R_{(IREF)} = 590 \Omega$ All output bits turn on		50	70	
IO(LC1)	Constant output current	$V_{O} = 1 V$ , $V_{(IREF)} = 1.24 V$ , R(IREF) = 1180 $\Omega$	35	40	45	mA
IO(LC2)	Constant output current		70	80	90	mA
		OUT0 to OUT15 ( $V_{(OUTn)} = 15 V$ )			0.1	μA
lO(LK)	Constant output leakage current	XDOWN1,2 ( $V_{(XDOWNn)} = 15 V$ )			1	μΑ
		SOUT ( $V_{OUTn} = V_{CC(LOG)}$ or GND)			1	μΑ
∆lO(LC)	Constant output current error between bits	$V_{CC(LOG)} = V_{CC(ANA)} = V_{CC(LED)} = 5 V,$ $V_{O} = 1V, R_{(IREF)} = 590 \Omega,$ All output bits turnon		±1%	±4%	
I∆O(LC1)	Changes in constant output current depend on supply voltage	$V_O = 1 V, R_{(IREF)} = 1180 \Omega,$ $V_{(IREF)} = 1.24 V, 1 bit output turnon$		±1%	±4%	%/V
I∆O(LC2)	Changes in constant output current depend on output voltage	$V_{O}$ = 1 V to 3 V, R(IREF) = 1180 $\Omega$ , V(IREF) = 1.24 V, 1 bit output turnon		±1%	±2%	%/V
T <sub>(tsd)</sub>	TSD detection temperature	Junction temperature	150	160	170	°C
T <sub>(wdt)</sub>	WDT detection temperature	No external capacitor	5	10	15	ms
V(IREF)	Voltage reference	BCENA = L, R <sub>(IREF)</sub> = 590 Ω		1.24		V



SLLS401 - NOVEMBER 1999

# switching characteristics, $C_L = 15pF$ , MIN/MAX: $V_{CC(LOG)} = V_{CC(ANA)} = V_{CC(LED)} = 4.5 V$ to 5.5 V, $T_A = -20$ to 85°C TYP: $V_{CC(LOG)} = V_{CC(ANA)} = V_{CC(LED)} = 5 V$ , $T_A = 25°C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SOUT		12	12 30	
tr	Rise time	GSOUT, BOUT		13	30	ns
		OUTn (see Figure 1)		250		
		SOUT		8	20	
t <sub>f</sub>	Fall time	GSOUT, BOUT		10	25	ns
		OUTn (see Figure 1)		200		
		OUTn+1 – OUTn		35	60	ns
		BLANK <sup>↑</sup> – OUT0		350	500	
		BLANK – BOUT	20	40	70	
		GSCLK↓ – OUT0		350	500	
td	Propagation delay time	GSCLK – GSOUT	20	40	70	
		SCLK – SOUT	15	30	50	
		XOE↓ - SOUT (see Note 3)	10	20	35	
		XOE <sup>↑</sup> – SOUT (see Note 3)	10	15	25	
		GSCLK – XDOWN2			5000	

NOTE 3: Until SOUT will be turned on (drive) or turned off (Hi–Z).



SLLS401 - NOVEMBER 1999

### PARAMETER MEASUREMENT INFORMATION



Figure 1. Rise Time and Fall Time Test Circuit for OUTn



**Figure 2. Timing Requirements** 



SLLS401 - NOVEMBER 1999

### PRINCIPLES OF OPERATION

### constant current output selection by user (80 mA x16 bits or 120 mA x 8 bits)

When the MODE terminal is set to high, output is selected as 80 mA x 16 bits. When the MODE terminal is set to low, output is selected as 120 mA x 8 bits. By this setting, the shift register latch for gray scale data is changed to the configuration corresponding to the bit selected. Note that two constant output terminals should be tied to LED such as OUT0-to-OUT1 and OUT2-to-OUT3 because they operate in pairs when the 8-bit output mode is selected. Also, in this case, the current value on constant current output is the same as in 16-bit output mode. Therefore, when output current of 120 mA is desired, the resister connected to the IREF terminal should be set to the same value as the output current of 60 mA.

Table 1.	Operation	Mode	Selection
----------	-----------	------	-----------

MODE	OUTPUT			
Н	$80 \text{ mA} \times 16 \text{ bits}$			
L	120 mA $\times$ 8 bits			

On the constant current output terminals (OUT0–15), approximately 37 times the current that flows through external resistor, R<sub>IREF</sub> (connected between IREF and GND), can flow. The external resistor value is calculated using the following equation.

 $R_{(IREF)}\left(\Omega\right)\cong37\times1.24\;(V)\:/\:I_{OL(C)}(A)\;$  where BCENA is low.

Note that more current flows if IREF is connected directly to GND.

### constant output current operation

The constant current output turns on (sink constant current), if all the gray scale data latched into the gray scale latch is not zero on the falling edge of the gray scale clock after the next rising edge of the gray scale clock when BLANK goes from high to low. After that, the number of the falling edge is counted by the 8-bit gray scale counter. Then, output counted corresponding to the gray scale data is turned off (stop to sink constant current). If the shift register for gray scale is updated during XLATCH high, data on the gray scale data latch is also updated affecting the number of the gray scale of constant current output. Accordingly, during on-state of constant current output, XLATCH should be kept at a low level and the gray scale data latch should be held. If there are constant current output terminals unconnected (includes LED disconnection), the LED should be turned on after writing zero to the gray scale data latch corresponding to the output unconnected. Unless this action is taken, supply current on the constant current driver will increase resulting in influencing the current value for the constant current output when turned on.

### shift register latch

The device provides three kinds of shift register latchs including the gray scale data, brightness control, and OVM. To write data into the shift register, SCLK and SIN are utilized. The selection of the shift register will be done by RSEL0 and RSEL1 as shown in Table 2. Note that RSEL0 and RSEL1 should be changed when both SCLK and XLATCH are low.

RSEL0	RSEL1	SHIFT REGISTER LATCH SELECTED
L	L	Shift register latch for gray scale data
L	Н	Shift register latch for brightness control
Н	L	Shift register latch for OVM
Н	Н	N/A (SOUT is tied to low level)

#### Table 2. Shift Register Latch Selection



SLLS401 - NOVEMBER 1999

## PRINCIPLES OF OPERATION

### shift register latch for gray scale data

The shift register latch for gray scale data is set as a 64 x 1 bit configuration in the 8-bit mode, and as a 128 x 1 bit configuration in the 16-bit mode. The gray scale data, configured as 8 bits, represents the time when constant current output is being turned on, and the data range is 0 to 255 (00h to FFh). When the gray scale data is 0, the time is shortest, and the output is not turned on(light off). On the other hand, when the gray scale data is 255, the time is longest, and it turns on during time of 255 clocks from GSCLK. The configuration of shift register and latch for gray scale data is shown in Figure 3.



8 Bit Mode (MODE=L, RSEL0 and RSEL1=L)

Figure 3. Relationship Between Shift Register and Latch for Gray Scale Data



SLLS401 - NOVEMBER 1999

## **PRINCIPLES OF OPERATION**

### shift register latch for brightness control and OVM

The shift register latch for both the brightness control and OVM (output voltage monitor) is configured with a 1 x 1 byte. In the shift register latch for brightness control, the division ratio of GSCLK can be set and the output current value on constant current output can be adjusted. In the shift register latch for OVM, the comparison voltage at the OVM comparator on constant current output terminals (OUT0 to OUT15) can be set and the output signal for both XDOWN1 and XDOWN2 can be forced to a low level. When powered up, the latch data is indeterminate and shift register is not initialized. When these functions are used, data should be written to the shift register latch prior to turning the constant current output on (BLANK=L). Also, it is inhibited from rewriting the latch value for brightness control when the constant current output is turned on. When these functions are not used, latch value can be set to the default value setting of BCENA or MCENA or to low level (tied to GND). The configuration of the shift register and latch for brightness control and monitor control is shown in Figure 4.



NOTE: Indicates default value at BCENA low if brightness control latch, at MCENA low if OVM latch.

### Figure 4. Relationship Between Shift Register and Latch for Brightness Control and OVM

### write data to shift register latch

The shift register latch written is selected using the RSEL0 and RSEL1 terminal. The data is applied to the SIN data input terminal and clocked into the shift register synchronizing to the rising edge of SCLK after XENABLE is pulled low. The shift register for gray scale data is 64 bit length in the 8 bit mode resulting in 64 times of SCLK, and 128 bit length in the 16 bit mode resulting in 128 times of SCLK. Brigtness control and monitor control results in eight times the SCLK input. At number of SCLK input for each case, data can be written into the shift register. In this condition, when XLATCH is pulled high, data in the shift register is clocked into latch (data through), and when XLATCH is pulled low, data is held (latch).



## PRINCIPLES OF OPERATION

### brightness control function

By writing data into the brightness control latch, current on all constant current outputs can be adjusted to control the variation of brightness between ICs and the division ratio for the gray scale clock can be set to control the variation of brightness for the total panel system.

### output current adjustment on all constant current outputs - brightness adjustment between ICs

By using the lower 5 bits of the brightness control latch, output current can be adjusted to 32 steps as 1 step of 1.6% current ratio between 100% and 51.6% when the output current is set to 100% of an external resistor. By using this function, the brightness control between modules (ICs) can be adjusted, sending the desired data externally even if ICs are mounted on a print-circuit board. When BCENA is pulled low, the output current is set to 100%.

CODE	CURRENT RATIO%	20 (mA)	80 (mA)	V <sub>IREF</sub> (TYP)
MSB 00000 LSB	51.6	10.3	41.3	0.63
11110	98.4	19.3	78.7	1.22
11111†	100	20.0	80.0	1.24

### Table 3. Relative Current Ratio For Total Constant Current Output

<sup>†</sup>BCENA is low.

#### frequency division ratio setting for gray scale clock - panel brightness adjustment

By using the upper 3 bits of the brightness control latch, the gray scale clock can be divided into 1/1 to 1/8. If the gray scale clock is set to 8 times the speed ( $256 \times 8 = 2048$ ) of frequency during horizontal scanning time, the brightness can be adjusted to 8 steps by selecting the frequency division ratio. Therefore, the total panel brightness can be adjusted at once, and applied to the brightness of day or night. When BCENA is pulled low, the gray scale clock is not divided. When BCENA is pulled high, the brightness can be adjusted as shown in Table 4.

### Table 4. Relative Brightness Ratio For Total Constant Current Output

CODE	FREQUENCY DIVISION RATIO	RELATIVE BRIGHTNESS RATIO (%)
MSB 000 LSB <sup>†</sup>	1/1	12.5
		· .
110	1/7	87.5
111	1/8	100

<sup>†</sup> BCENA is low.

### OVM (output voltage monitor) function

By writing data into the OVM latch, the comparison voltage for voltage comparator of OUT0 to OUT15 can be set and the output signal for XDOWN1 and XDOWN2 can be checked.



SLLS401 - NOVEMBER 1999

## PRINCIPLES OF OPERATION

### OVM (output voltage monitor) function (continued)

### **OVM** comparator

The OVM comparator compares the voltage on the constant current output terminal during turnon with comparison voltage set by the OVM latch. When the voltage on the constant current output terminal is lower, XDOWN2 goes low. As shown in Figure 5, the comparator is provided in every output portion, and the comparison result corresponding to the output to be turned on appears in the XDOWN2 terminal. Since the XDOWN2 terminal is an open-collector output, outputs of multiple ICs are brought together.

The output terminal for comparison result is XDOWN2 only. The voltage on all the constant current output can be checked to monitor XDOWN2, turning output on in turn. The voltage on the constant current output, when turned on, can also be measured, resulting in a change to the comparison voltage set by the OVM latch. Using this function, the sensing (LOD function) LED disconnection (output voltage is below 0.3 V) and short circuit (output voltage is extremely high) can be detected and specifies which LED has encountered this failure. Also, by monitoring the output voltage and controlling the voltage across anode of the LED to minimize the voltage on the constant current output (approximately 0.7 V at  $I_{O} = 80$  mA), the rising temperature of the chip can be minimized. Furthermore, by setting BLANK to low during LED on, the previous comparison result can be held. Thus, synchronizing timing to check XDOWN2 from the system to the LED lighting timing is not required. Note that the gray scale data being turned on should be a minimum of 5  $\mu$ s since the XDOWN2 output is required approximately 5  $\mu$ s after the constant current output is turned on. The comparison result is also required approximately 5  $\mu$ s after latch data is changed.







## PRINCIPLES OF OPERATION

### OVM (output voltage monitor) function (continued)

### output signal check for XDOWN1, XDOWN2

XDOWN1 or XDOWN2 can be forced to a low level by setting the appropriate latch value for OVM. This allows investigation of the correct connection of XDOWN1 or XDOWN2 to the external system. Since both XDOWN1 and XDOWN2 terminal are open-collector outputs, outputs of multiple ICs are brought together.

#### **OVM** comparator setting

Setting the OVM latch is shown in Table 5. Note that the comparison voltage is set to the default value of 0.3 V when MCENA tied to a low level.

MONITOR CONTROL DATA	COMPARISON	XDOWN1	XDOWN2	
MSB LSB	VOLTAGE	ADOWNT		
0000	NO COMPARISON	DEPEND ON TSD/WDT	HI–Z	
0001†	0.3 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0010	0.4 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0011	0.5 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0100	0.6 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0101	0.7 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0110	0.8 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
0111	0.9 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1000	1.0 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1001	1.1 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1010	1.2 V	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1011	$1/3 \times V_{CC(ANA)}$	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1100	$1/2 \times V_{CC(ANA)}$	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1101	$2/3 \times V_{CC}(ANA)$	DEPEND ON TSD/WDT	DEPEND ON OVM COMPARATOR	
1110	0.3 V	L	DEPEND ON OVM COMPARATOR	
1111	0.3 V	DEPEND ON TSD/WDT	L	

#### Table 5. OVM Setting

<sup>†</sup> MCENA is low.

### SOUT output timing selection

The timing for the SOUT output can be switched by selecting the SOMODE level. When SOMODE is low, SOUT is clocked out synchronizing to the rising edge of SCLK. When SOMODE is high, SOUT is clocked out synchronizing to the falling edge of SCLK. When the shift operation with SOMODE high, data can be protected from shift error even if the SCLK signal is buffered in serial externally. In this case, when ICs are connected in cascade, the maximum data transfer speed will be slower than the case of SOMODE low.

### protection

This device incorporates WDT and TSD functions. If the WDT or TSD is turned on, then the constant current output is stopped and XDOWN1 goes low. Therefore, by monitoring XDOWN1 terminal, these failures can be detected immediately. Since the XDOWN1 output is configured as an open collector, outputs of multiple ICs are brought together.



SLLS401 - NOVEMBER 1999

## **PRINCIPLES OF OPERATION**

### protection (continued)

### WDT (watchdog timer)

The constant current output is forced to turn off and XDOWN1 goes low when the fixed period elapsed after the signal applied to WDTRG has not been changed. Therefore, by a connecting scan signal (signal to control line displayed) to WDTRG, the stop of the scan signal can be detected and the constant current output is turned off preventing the LED from burning and damage by continuous LED turnon at the dynamic scanning operation. The detection time can be set using an external capacitor, Cext. The typical value is approximately 10 ms without a capacitor, 160 ms with a1000 pF capacitor and 1500 ms with a 0.01  $\mu$ F capacitor. During static operation, the WDT function is disabled connecting WDCAP to GND (high or low level should be applied to WDTRG). Note that normal operation will be resumed changing the WDTRG level when WDT functions.

WDT operational time T (ms)  $\cong$  10 + 0.15 x Cext (pF)



Figure 6. WDT Operational Time and Usage Example

### TSD (thermal shutdown)

When the junction temperature exceeds the limit, TSD functions and turns the constant current output off, and XDOWN1 goes low. When TSD is used, TSENA is pulled high. When TSD is not used, TSENA is pulled low. To recover from constant current output off-state to normal operation, the power supply should be turned off or TSENA should be pulled low once.



## **PRINCIPLES OF OPERATION**

#### noise reduction

#### concurrent switching noise reduction

The concurrent switching noise has potential to occur when multiple outputs turn on or off at the same time. To prevent this noise, the device has delay output terminals such as XGSOUT and BOUT for GSCLK (gray scale clock) and BLANK (blanking signal) respectively. By connecting these outputs to GSCLK and BLANK terminals of next stage IC, it allows differences in the switching time between ICs to be made. When GSCLK is output to GSOUT through the device, duty will be changed between input and output, and the number of stages to be connected will be limited depending on frequency.

#### output slope

When output current is 80 mA, the time to change constant current output to turnon and turnoff is approximately 150 ns and 250 ns respectively. It is effective in reducing concurrent switching noise that occurrs when multiple outputs turn or off at the same time.

#### delay between constant current output

The constant current output has a delay time of approximately 30 ns between outputs. It means approximately 450 ns delay time exists between OUT0 and OUT15. This time difference by delay is effective for reduction of concurrent switching noise as well as the output slope. This delay time has the same value in 8 bits or 16 bits operation mode.

#### power supply

The followings should be taken into consideration.

- V<sub>CC(LOG)</sub>, V<sub>CC(ANA)</sub> and V<sub>CC(LED)</sub> should be supplied by a single power supply to minimize voltage differences between these terminals.
- The bypass capacitor should be located between power the supply and GND to eliminate the variation of power supply voltage.

#### GND

Although GNDLOG, GNDANA and GNDLED are internally tied together, these terminals should be externally connected to reduce noise influence.

#### thermal pad

The thermal pad should be connected to GND to eliminate the noise influence since it is connected to the bottom side of IC chip. Also, desired thermal effect will be obtained by connecting this pad to the PCB pattern with better thermal conductivity.



SLLS401 - NOVEMBER 1999

### **PRINCIPLES OF OPERATION**

### noise reduction (continued)



NOTES: A. This is based on simulation. When a TI recommended PCB is used, derate linearly at the rate of 39.4 mW/°C for operation above 25°C free-air temperature.

 $V_{CC(LOG)}=V_{CC(ANA)}=V_{CC(LED)}=5 V$ ,  $I_{O(LC)}=80 mA$ ,  $I_{C(C)}$  is typical value.

- B. The thermal impedance will be varied depending on mounting conditions. Since PAP package established low thermal impedance by radiating heat from the thermal pad, the thermal pad should be soldered to the pattern with a low thermal impedance.
- C. The material for PCB should be selected considering the thermal characteristics since the temperature will rise around the thermal pad.

Figure 7. Power Rating – Free-Air Temperature



SLLS401 - NOVEMBER 1999

### **PRINCIPLES OF OPERATION**

## noise reduction (continued)



 $R_{IREF} - k\Omega$ 

Conditions : 
$$V_O = 1 V$$
,  $V(IREF) = 1.24 V$ 

$$\begin{split} I_{OLC}(\text{mA}) &\cong \frac{V_{(\text{IREF})}(V)}{R_{(\text{IREF})}(k\Omega)} \times 37 \\ R_{(\text{IREF})}(k\Omega) &\cong \frac{47}{I_{O(LC)}(\text{mA})} \end{split}$$

NOTE: The output current is in 16 bit mode. When in 8 bit mode (MODE=L), the output current is the sum of both outputs. This sum current should be set from 10 mA to 120 mA. The resistor, R<sub>(IREF)</sub>, should be located as close to the IREF terminal as possible to avoid the noise influence.

#### Figure 8. Current on Constant Current Output vs External Resistor







NOTE : MODE = H

Figure 9. Timing Diagram (Shift Register for Gray Scale Data)

SD7E\_B

SD7E\_A

SD7F\_B

SD7F\_A

SD00\_C

SD00\_B

t<sub>d</sub>(XOE↑–SOUT)

SD01\_C

22



POST OFFICE BOX 665303 DALLAS, TEXAS 75265

23

TLC5905 LED DRIVER



Figure 11. Timing Diagram (Shift Register for Brightness Control)

TEXAS INSTRUMENTS POST OFFICE BOX 655303 DALLAS, TEXAS 75265 TLC5905 LED DRIVER SLLS401 – november 1999



POST OFFICE BOX 655303 DALLAS, TEXAS 75265

TLC5905 LED DRIVER

SLLS401 - NOVEMBER 1999

**MECHANICAL DATA** 

### PAP (S-PQFP-G64)

#### **PowerPAD™ PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
- This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments Incorporated.



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TLC5905PAP	ACTIVE	HTQFP	PAP	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TLC5905PAPG4	ACTIVE	HTQFP	PAP	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.