

# STM32F031x4 STM32F031x6

# ARM<sup>®</sup>-based 32-bit MCU with up to 32 Kbyte Flash, timers, ADC and communication interfaces, 2.0 - 3.6 V

#### Datasheet - production data

# Features

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0 CPU, frequency up to 48 MHz
- Memories
  - 16 to 32 Kbytes of Flash memory
  - 4 Kbytes of SRAM with HW parity
- CRC calculation unit
- Reset and power management
  - Digital and I/Os supply: 2.0 to 3.6 V
  - Analog supply:  $V_{DDA}$  = from  $V_{DD}$  to 3.6 V
  - Power-on/Power-down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low power modes: Sleep, Stop and Standby
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x6 PLL option
  - Internal 40 kHz RC oscillator
- Up to 39 fast I/Os
  - All mappable on external interrupt vectors
  - Up to 25 I/Os with 5 V tolerant capability
- 5-channel DMA controller
- 1 × 12-bit, 1.0 µs ADC (up to 10 channels)
  - Conversion range: 0 to 3.6V
  - Separate analog supply from 2.4 up to 3.6 V
- Up to 9 timers
  - 1 x 16-bit 7-channel advanced-control timer for 6 channels PWM output, with deadtime generation and emergency stop
  - 1 x 32-bit and 1 x 16-bit timer, with up to 4 IC/OC, usable for IR control decoding
  - 1 x 16-bit timer, with 2 IC/OC, 1 OCN, deadtime generation and emergency stop



LQFP48 7x7 mm UFQFPN28 4x4 mm (2.1x2.1 mm)

- 1 x 16-bit timer, with IC/OC and OCN, deadtime generation, emergency stop and modulator gate for IR control
- 1 x 16-bit timer with 1 IC/OC
- Independent and system watchdog timers
- SysTick timer: 24-bit downcounter
- Calendar RTC with alarm and periodic wakeup from Stop/Standby
- Communication interfaces
  - 1 x I<sup>2</sup>C interface; supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, and wakeup from Stop mode
  - 1 x USART supporting master synchronous SPI and modem control; one with ISO7816 interface, LIN, IrDA capability auto baud rate detection and wakeup feature
  - 1 x SPI (18 Mbit/s) with 4 to 16 programmable bit frames, with I<sup>2</sup>S interface multiplexed
- Serial wire debug (SWD)
- 96-bit unique ID
- Extended temperature range: -40 to +105°C
- All packages ECOPACK<sup>®</sup>2

#### Table 1. Device summary

Reference	Part number
STM32F031x4	STM32F031C4, STM32F031F4, STM32F031G4, STM32F031K4
STM32F031x6	STM32F031C6, STM32F031E6, STM32F031F6, STM32F031G6, STM32F031K6

This is information on a product in full production.

# Contents

Introd	ntroduction			
Descr	ription .			
Funct	ional ov	erview		
3.1	ARM <sup>®</sup> -C	fortex <sup>®</sup> -M0 core with embedded Flash and SRAM $\dots \dots \dots 12$		
3.2	Memorie	es		
3.3	Boot mo	des		
3.4	Cyclic re	dundancy check calculation unit (CRC)		
3.5	Power m	nanagement		
	3.5.1	Power supply schemes		
	3.5.2	Power supply supervisors13		
	3.5.3	Voltage regulator		
	3.5.4	Low-power modes		
3.6	Clocks a	nd startup		
3.7	General-	purpose inputs/outputs (GPIOs) 16		
3.8	Direct m	emory access controller (DMA) 16		
3.9	Interrupt	s and events		
	3.9.1	Nested vectored interrupt controller (NVIC)		
	3.9.2	Extended interrupt/event controller (EXTI)16		
3.10	Analog to	o digital converter (ADC) 17		
	3.10.1	Temperature sensor		
	3.10.2	Internal voltage reference (V <sub>REFINT</sub> )17		
	3.10.3	V <sub>BAT</sub> battery voltage monitoring		
3.11	Timers a	nd watchdogs		
	3.11.1	Advanced-control timer (TIM1)18		
		General-purpose timers (TIM23, TIM14, 16, 17)		
		Independent watchdog (IWDG) 20		
		System window watchdog (WWDG) 20		
		SysTick timer		
		e clock (RTC) and backup registers		
3.13		egrated circuit interfaces (I <sup>2</sup> C) 21		
3.14	Universa	al synchronous/asynchronous receiver transmitters (USART) 22		
	Descr Funct 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.11	<b>Punctional ov</b> 3.1       ARM®-C         3.2       Memorie         3.2       Memorie         3.3       Boot mo         3.4       Cyclic re         3.5       Power m         3.5.1       3.5.2         3.5.3       3.5.4         3.6       Clocks a         3.7       General-         3.8       Direct m         3.9       Interrupt         3.9.1       3.9.2         3.10       Analog to         3.10.1       3.10.2         3.10.3       3.11.1         3.10.3       3.11.1         3.11.1       3.11.2         3.11.3       3.11.4         3.12       Real-tim         3.13       Inter-inter		



	3.15	Serial pe	eripheral interface (SPI)/Inter-integrated sound interfaces ( $I^2S$ ) . 23
	3.16	Serial w	ire debug port (SW-DP) 23
4	Pinou	its and p	pin description
5	Memo	ory map	ping
6	Electr	ical cha	aracteristics
	6.1	Parame	ter conditions
		6.1.1	Minimum and maximum values
		6.1.2	Typical values
		6.1.3	Typical curves
		6.1.4	Loading capacitor
		6.1.5	Pin input voltage
		6.1.6	Power supply scheme
		6.1.7	Current consumption measurement
	6.2	Absolute	e maximum ratings 40
	6.3	Operatir	ng conditions
		6.3.1	General operating conditions
		6.3.2	Operating conditions at power-up / power-down
		6.3.3	Embedded reset and power control block characteristics
		6.3.4	Embedded reference voltage
		6.3.5	Supply current characteristics
		6.3.6	Wakeup time from low-power mode
		6.3.7	External clock source characteristics
		6.3.8	Internal clock source characteristics
		6.3.9	PLL characteristics
		6.3.10	Memory characteristics
		6.3.11	EMC characteristics
		6.3.12	Electrical sensitivity characteristics
		6.3.13	I/O current injection characteristics
		6.3.14	I/O port characteristics
		6.3.15	NRST pin characteristics74
		6.3.16	12-bit ADC characteristics
		6.3.17	Temperature sensor characteristics
		6.3.18	V <sub>BAT</sub> monitoring characteristics
		6.3.19	Timer characteristics



Revis	sion his	tory
Part	numbe	ring
	7.8.2	Selecting the product temperature range
	7.8.1	Reference document
7.8	Therma	al characteristics
7.7	TSSOF	20 package information 103
7.6	WLCSF	P25 package information 100
7.5	WLCSF	P25 package information 100
7.4	UFQFF	N28 package information
7.3	UFQFF	N32 package information
7.2	LQFP3	2 package information
7.1	LQFP4	8 package information
Pack	age info	ormation
	6.3.20	Communication interfaces
	7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 <b>Part</b>	Package info           7.1         LQFP4           7.2         LQFP3           7.3         UFQFP           7.4         UFQFP           7.5         WLCSP           7.6         WLCSP           7.7         TSSOP           7.8         Therma           7.8.1         7.8.2           Part number



# List of tables

Table 1.	Device summary	1
Table 2.	STM32F031x4/x6 family device features and peripheral counts	10
Table 3.	Temperature sensor calibration values	17
Table 4.	Internal voltage reference calibration values	17
Table 5.	Timer feature comparison	18
Table 6.	Comparison of I2C analog and digital filters	21
Table 7.	STM32F031x4/x6 I <sup>2</sup> C implementation	21
Table 8.	STM32F031x4/x6 USART implementation	22
Table 9.	STM32F031x4/x6 SPI/I2S implementation	23
Table 10.	Legend/abbreviations used in the pinout table	27
Table 11.	Pin definitions	27
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	32
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	33
Table 14.	STM32F031x4/x6 peripheral register boundary addresses	35
Table 15.	Voltage characteristics	40
Table 16.	Current characteristics	41
Table 17.	Thermal characteristics	41
Table 18.	General operating conditions	42
Table 19.	Operating conditions at power-up / power-down	
Table 20.	Embedded reset and power control block characteristics.	43
Table 21.	Programmable voltage detector characteristics	43
Table 22.	Embedded internal reference voltage	
Table 23.	Typical and maximum current consumption from the $V_{DD}$ supply at $V_{DD}$ = 3.6 V	
Table 24.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	
Table 25.	Typical and maximum current consumption in Stop and Standby modes	48
Table 26.	Typical and maximum current consumption from the V <sub>BAT</sub> supply	49
Table 27.	Typical current consumption, code executing from Flash,	
	running from HSE 8 MHz crystal	50
Table 28.	Switching output I/O current consumption	52
Table 29.	Peripheral current consumption	53
Table 30.	Low-power mode wakeup timings	55
Table 31.	High-speed external user clock characteristics.	56
Table 32.	Low-speed external user clock characteristics	57
Table 33.	HSE oscillator characteristics	58
Table 34.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	60
Table 35.	HSI oscillator characteristics	62
Table 36.	HSI14 oscillator characteristics.	63
Table 37.	LSI oscillator characteristics	64
Table 38.	PLL characteristics	64
Table 39.	Flash memory characteristics	65
Table 40.	Flash memory endurance and data retention	65
Table 41.	EMS characteristics	66
Table 42.	EMI characteristics	66
Table 43.	ESD absolute maximum ratings	67
Table 44.	Electrical sensitivities	
Table 45.	I/O current injection susceptibility	68
Table 46.	I/O static characteristics	
Table 47.	Output voltage characteristics	72



Table 48.	I/O AC characteristics
Table 49.	NRST pin characteristics
Table 50.	ADC characteristics
Table 51.	$R_{AIN}$ max for $f_{ADC} = 14$ MHz
Table 52.	ADC accuracy
Table 53.	TS characteristics
Table 54.	V <sub>BAT</sub> monitoring characteristics
Table 55.	TIMx characteristics
Table 56.	IWDG min/max timeout period at 40 kHz (LSI)
Table 57.	WWDG min/max timeout value at 48 MHz (PCLK)
Table 58.	I2C analog filter characteristics
Table 59.	SPI characteristics
Table 60.	I <sup>2</sup> S characteristics
Table 61.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
	mechanical data
Table 62.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
	mechanical data
Table 63.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat
	package mechanical data
Table 64.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat
	package mechanical data
Table 65.	WLCSP25 - 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale
	package mechanical data
Table 66.	WLCSP25 recommended PCB design rules (0.4 mm pitch) 101
Table 67.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
	package mechanical data
Table 68.	Package thermal characteristics
Table 69.	Ordering information scheme
Table 70.	Document revision history



# List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	
Figure 3.	LQFP48 48-pin package pinout	24
Figure 4.	LQFP32 32-pin package pinout	24
Figure 5.	UFQFPN32 32-pin package pinout.	
Figure 6.	UFQFPN28 28-pin package pinout.	
Figure 7.	WLCSP25 25-ball package ballout (bump side)	
Figure 8.	TSSOP20 20-pin package pinout	
Figure 9.	STM32F031x4/x6 memory map	
Figure 10.	Pin loading conditions	
Figure 11.	Pin input voltage	37
Figure 12.	Power supply scheme	38
Figure 13.	Current consumption measurement scheme	39
Figure 14.	High-speed external clock source AC timing diagram	56
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	HSI oscillator accuracy characterization results for soldered parts	
Figure 19.	HSI14 oscillator accuracy characterization results	
Figure 20.	TC and TTa I/O input characteristics	
Figure 21.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 22.	I/O AC characteristics definition	
Figure 23.	Recommended NRST pin protection	
Figure 24.	ADC accuracy characteristics	
Figure 25.	Typical connection diagram using the ADC	
Figure 26.	SPI timing diagram - slave mode and CPHA = 0	
Figure 27.	SPI timing diagram - slave mode and CPHA = 1	
Figure 28.	SPI timing diagram - master mode	
Figure 29.	I2S slave timing diagram (Philips protocol)	
Figure 30.	I2S master timing diagram (Philips protocol)	
Figure 31.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 32.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
5	recommended footprint	89
Figure 33.	LQFP48 marking example (package top view)	
Figure 34.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 35.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
9	recommended footprint	93
Figure 36.	LQFP32 marking example (package top view)	93
Figure 37.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
- gai e e i	package outline.	94
Figure 38.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
. gai e e e	package recommended footprint	95
Figure 39.	UFQFPN32 marking example (package top view)	96
Figure 40.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline.	97
Figure 41.	UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	98
Figure 42.	UFQFPN28 marking example (package top view)	99



Figure 43.	WLCSP25 - 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale package outline	100
Figure 44.	WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale	
-	package recommended footprint	101
Figure 45.	WLCSP25 marking example (package top view)	102
Figure 46.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
-	package outline	103
Figure 47.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
-	package footprint	104
Figure 48.	TSSOP20 marking example (package top view)	105



# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F031x4/x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.





# 2 Description

The STM32F031x4/x6 microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at a 48 MHz maximum frequency, high-speed embedded memories (up to 32 Kbytes of Flash memory and 4 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I2C, one SPI/ I2S and one USART), one 12-bit ADC, five 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F031x4/x6 microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F031x4/x6 microcontrollers include devices in six different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F031x4/x6 peripherals proposed.

These features make the STM32F031x4/x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.

Peripheral		STM32	F031Fx	STM32F031Ex STM32F031Gx		STM32F031Kx		STM32F031Cx		
Flash (Kbyt	e)	16	32	32	16	32	16	32	16	32
SRAM (Kby	rte)					4				
Timoro	Advanced control		1 (16-bit)							
Timers	General purpose					(16-bit) (32-bit)				
	SPI [I2S] <sup>(1)</sup>					1 [1]				
Comm. interfaces	l <sup>2</sup> C		1							
USART			1							
12-bit ADC (number of	12-bit ADC         1         1           (number of channels)         (9 ext. + 3 int.)         (10 ext. + 3 int.)									
GPIOs		1	5	20 23 25 (on LQFP32) 27 (on UFQFPN32) 39				9		
Max. CPU f	48 MHz									
Operating v	2.0 to 3.6 V									
Operating te	Ambient operating temperature: -40°C to 85°C / -40°C to 105°C Junction temperature: -40°C to 105°C / -40°C to 125°C									
Packages		TSSO	DP20	WLCSP25	UFQF	PN28		P32 PN32	LQF	P48

Table 2. STM32F031x4/x6 family device features and peripheral counts

1. The SPI interface can be used either in SPI mode or in I2S audio mode.



#### STM32F031x4 STM32F031x6





# 3 Functional overview

# 3.1 ARM<sup>®</sup>-Cortex<sup>®</sup>-M0 core with embedded Flash and SRAM

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F0xx family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

# 3.2 Memories

The device has the following features:

- 4 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 16 to 32 Kbytes of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

# **3.3 Boot modes**

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10.



# 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.5 **Power management**

#### 3.5.1 **Power supply schemes**

- $V_{DD} = V_{DDIO1} = 2.0$  to 3.6 V: external power supply for I/Os ( $V_{DDIO1}$ ) and the internal regulator. It is provided externally through VDD pins.
- $V_{DDA}$  = from  $V_{DD}$  to 3.6 V: external analog power supply for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The  $V_{DDA}$  voltage level must be always greater or equal to the  $V_{DD}$  voltage level and must be established first.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

For more details on how to connect power pins, refer to *Figure 12: Power supply scheme*.

#### 3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

- The POR monitors only the V<sub>DD</sub> supply voltage. During the startup phase it is required that V<sub>DDA</sub> should arrive first and be greater than or equal to V<sub>DD</sub>.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.



In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

#### 3.5.4 Low-power modes

The STM32F031x4/x6 microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1 or USART1.

The peripherals listed above can be configured to enable the HSI RC oscillator for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

# 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.



#### STM32F031x4 STM32F031x6



Figure 2. Clock tree



# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

# **3.8** Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I2S, I2C, USART, all TIMx timers (except TIM14) and ADC.

# 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of  $Cortex^{\mathbb{R}}$ -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 39 GPIOs can be connected to the 16 external interrupt lines.



# 3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $\mathsf{V}_{\mathsf{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address	
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C ( $\pm$ 5 °C), V <sub>DDA</sub> = 3.3 V ( $\pm$ 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9	
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C ( $\pm$ 5 °C), V <sub>DDA</sub> = 3.3 V ( $\pm$ 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3	

Table 3. Temperature sensor calibration values

# 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 4. Internal voltage reference	calibration values
-------------------------------------	--------------------

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at a temperature of 30 °C ( $\pm$ 5 °C), V <sub>DDA</sub> = 3.3 V ( $\pm$ 10 mV)	0x1FFF F7BA - 0x1FFF F7BB



# 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the V<sub>BAT</sub> battery voltage using the internal ADC channel ADC\_IN18. As the V<sub>BAT</sub> voltage may be higher than V<sub>DDA</sub>, and thus outside the ADC input range, the V<sub>BAT</sub> pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V<sub>BAT</sub> voltage.

# 3.11 Timers and watchdogs

The STM32F031x4/x6 devices include up to five general-purpose timers and an advanced control timer.

Table 5. Timer feature comparison									
Timer type	Timer	Counter resolution	Counter Prescaler DMA request type factor generation		Capture/compare channels	Complementary outputs			
Advanced control	TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	3		
	TIM2	Up,Any integer32-bitdown,between 1up/downand 65536		4	No				
General	ТІМЗ	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No		
purpose	TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No		
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1		

Table 5 compares the features of the different timers.

## 3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.



Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

#### 3.11.2 General-purpose timers (TIM2..3, TIM14, 16, 17)

There are six synchronizable general-purpose timers embedded in the STM32F031x4/x6 devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

#### TIM2, TIM3

STM32F031x4/x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advancedcontrol timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

#### TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

#### TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.



# 3.11.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

## 3.11.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

## 3.11.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source (HCLK or HCLK/8)

# 3.12 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V<sub>DD</sub> supply when present or through the V<sub>BAT</sub> pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V<sub>DD</sub> power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.



The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

# 3.13 Inter-integrated circuit interfaces (I<sup>2</sup>C)

The I<sup>2</sup>C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	<ol> <li>Extra filtering capability vs. standard requirements.</li> <li>Stable length</li> </ol>
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

#### Table 6. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Table 7. STM32F031x4/x6	I <sup>2</sup> C implementation
-------------------------	---------------------------------

I2C features <sup>(1)</sup>	I2C1
7-bit addressing mode	Х
10-bit addressing mode	Х
Standard mode (up to 100 kbit/s)	Х
Fast mode (up to 400 kbit/s)	Х
Fast Mode Plus with output drive I/Os (up to 1 Mbit/s)	Х
Independent clock	Х
SMBus	Х
Wakeup from STOP	Х



1. X = supported.

# 3.14 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds one universal synchronous/asynchronous receiver transmitter (USART1), which communicate at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

USART modes/features <sup>(1)</sup>	USART1
Hardware flow control for modem	Х
Continuous communication using DMA	X
Multiprocessor communication	Х
Synchronous mode	Х
Smartcard mode	Х
Single-wire half-duplex communication	Х
IrDA SIR ENDEC block	Х
LIN mode	Х
Dual clock domain and wakeup from Stop mode	Х
Receiver timeout interrupt	Х
Modbus communication	X
Auto baud rate detection	Х
Driver Enable	Х

#### Table 8. STM32F031x4/x6 USART implementation

1. X = supported.



# 3.15 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I<sup>2</sup>S)

The SPI is able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I<sup>2</sup>S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

SPI
Х
Х
Х
Х
Х

1. X = supported.

# 3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



# 4 Pinouts and pin description



Figure 3. LQFP48 48-pin package pinout

















#### Figure 7. WLCSP25 25-ball package ballout (bump side)

#### Figure 8. TSSOP20 20-pin package pinout





Na	me	Abbreviation	Definition				
Pin name			e specified in brackets below the pin name, the pin function reset is the same as the actual pin name				
		S	Supply pin				
Pin	type	I Input only pin					
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf	5 V tolerant I/O, FM+ capable				
1/O otr	ucture	TTa	3.3 V tolerant I/O directly connected to ADC				
i/O sti	ucture	TC	Standard 3.3V I/O				
		В	Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resisto				
No	tes	Unless otherwis and after reset	e specified by a note, all I/Os are set as floating inputs during				
Die	Alternate functions	Functions selec	ected through GPIOx_AFR registers				
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers					

Table 11. Pin defin	nitions
---------------------	---------

Pin number										Pin functions		
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
1	-	-	-	-	-	VBAT	S	-	-	Backup pow	er supply	
2	-	-	-	-	-	PC13	I/O	тс	(1)(2)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2	
3	-	-	-	-	-	PC14-OSC32_IN (PC14)	I/O	тс	(1)(2)	-	OSC32_IN	
4	-	-	-	-	-	PC15- OSC32_OUT (PC15)	I/O	тс	(1)(2)	-	OSC32_OUT	
5	2	2	2	A5	2	PF0-OSC_IN (PF0)	I/O	FT	-	-	OSC_IN	



	I	Pin nu	umbe	r						Pin fund	tions
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
6	3	3	3	B5	3	PF1-OSC_OUT (PF1)	I/O	FT	-	-	OSC_OUT
7	4	4	4	C5	4	NRST	I/O	RST	-	Device reset input / in (active	
8	-	0	-	E1	-	VSSA	S		-	Analog g	round
9	5	5	5	D5	5	VDDA	S		-	Analog pow	er supply
10	6	6	6	B4	6	PA0	I/O	ТТа	-	TIM2_CH1_ETR, USART1_CTS	ADC_IN0, RTC_TAMP2, WKUP1
11	7	7	7	C4	7	PA1	I/O	ТТа	-	TIM2_CH2, EVENTOUT, USART1_RTS	ADC_IN1
12	8	8	8	D4	8	PA2	I/O	TTa	-	TIM2_CH3, USART1_TX	ADC_IN2
13	9	9	9	E5	9	PA3	I/O	TTa	-	TIM2_CH4, USART1_RX	ADC_IN3
14	10	10	10	B3	10	PA4	I/O	TTa	-	SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK	ADC_IN4
15	11	11	11	C3	11	PA5	I/O	TTa	-	SPI1_SCK, I2S1_CK, TIM2_CH1_ETR	ADC_IN5
16	12	12	12	D3	12	PA6	I/O	TTa	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT	ADC_IN6
17	13	13	13	E4	13	PA7	I/O	TTa	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT	ADC_IN7

Table 11. Pin definitions (continued)



	F	Pin nı	umbe	r						Pin fund	ctions	
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function after reset)	Pin type	Pin type I/O structure		Alternate functions	Additional functions	
18	14	14	14	E3	-	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, EVENTOUT	ADC_IN8	
19	15	15	15	E2	14	PB1	I/O	ТТа	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N	ADC_IN9	
20	-	16	-	-	-	PB2	I/O	FT	(3)			
21	-	-	-	-	-	PB10	I/O	FTf	-	TIM2_CH3, I2C1_SCL	-	
22	-	-	-	-	-	PB11	I/O	FTf	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-	
23	16	0	16	E1	15	VSS	S	-	-	Ground		
24	17	17	17	D1	16	VDD	S	-	-	Digital power supply		
25	-	-	-	-	-	PB12	I/O	FT	-	TIM1_BKIN, EVENTOUT, SPI1_NSS	-	
26	-	-	-	-	-	PB13	I/O	FT	-	TIM1_CH1N, SPI1_SCK	-	
27	-	-	-	-	-	PB14	I/O	FT	-	TIM1_CH2N, SPI1_MISO	-	
28	-	-	-	-	-	PB15	I/O	FT	-	TIM1_CH3N, SPI1_MOSI	RTC_REFIN	
29	18	18	18	D2	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-	
30	19	19	19	C1	17	PA9	I/O	FTf	-	USART1_TX, TIM1_CH2, I2C1_SCL	-	
31	20	20	20	B1	18	PA10	I/O	FTf	-	USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA	-	

Table 11. Pin definitions (continued)



	F	Pin nu	umbe	r						Pin functions				
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions			
32	21	21	-	-	-	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT	-			
33	22	22	-	-	-	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT	-			
34	23	23	21	A1	19	PA13 (SWDIO)	I/O	FT	(4)	IR_OUT, SWDIO	-			
35	-	-	-	-	-	PF6	I/O	FTf	-	I2C1_SCL	-			
36	-	-	-	-	-	PF7	I/O	FTf	-	I2C1_SDA	-			
37	24	24	22	A2	20	PA14 (SWCLK)	I/O	FT	(4)	USART1_TX, SWCLK	-			
38	25	25	23	-	-	PA15	I/O	FT	-	SPI1_NSS, I2S1_WS, TIM2_CH_ETR, EVENTOUT, USART1_RX	-			
39	26	26	24	-	-	PB3	I/O	FT	-	SPI1_SCK, I2S1_CK, TIM2_CH2, EVENTOUT	-			
40	27	27	25	-	-	PB4	I/O	FT	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, EVENTOUT	-			
41	28	28	26	C2	-	PB5	I/O	FT	-	SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2	-			
42	29	29	27	B2	-	PB6	I/O	FTf	-	I2C1_SCL, USART1_TX, TIM16_CH1N	-			
43	30	30	28	A3	-	PB7	I/O	FTf	-	I2C1_SDA, USART1_RX, TIM17_CH1N	-			

Table 11. Pin definitions (continued)



	F	Pin nu	umbe	r						Pin fund	ctions
LQFP48	LQFP32	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
44	31	31	1	A4	1	BOOT0	Ι	В	-	Boot memory selection	
45	-	32	-	-	-	PB8	I/O	FTf	(3)	I2C1_SCL, TIM16_CH1	-
46	-	-	-	-	-	PB9	I/O	FTf	-	I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT	-
47	32	0	-	E1	-	VSS	S	-	-	Ground	
48	1	1	-	-	-	VDD	S	-	-	Digital power supply	

Table 11. Pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content
of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC
domain and RTC register descriptions in the reference manual.

3. On the LQFP32 package, PB2 and PB8 should be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware).

After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated. 4.



32/
-
~
ω

# DocID025743 Rev 3

Table 12. Alternate functions selected through GPIOA_AFR registers for port A								
Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	USART1_CTS	TIM2_CH1_ ETR	-	-	-	-	-
PA1	EVENTOUT	USART1_RTS	TIM2_CH2	-	-	-	-	-
PA2	-	USART1_TX	TIM2_CH3	-	-	-	-	-
PA3	-	USART1_RX	TIM2_CH4	-	-	-	-	-
PA4	SPI1_NSS, I2S1_WS	USART1_CK	-	-	TIM14_CH1	-	-	-
PA5	SPI1_SCK, I2S1_CK	-	TIM2_CH1_ ETR	-	-	-	-	-
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	-	-	TIM16_CH1	EVENTOUT	-
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	-	TIM14_CH1	TIM17_CH1	EVENTOUT	-
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	-	-	-	-
PA9	-	USART1_TX	TIM1_CH2	-	I2C1_SCL	-	-	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	-	I2C1_SDA	-	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	-	-	-	-	-
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	-	-	-	-	-
PA13	SWDIO	IR_OUT	-	-	-	-	-	-
PA14	SWCLK	USART1_TX	-	-	-	-	-	-
PA15	SPI1_NSS, I2S1_WS	USART1_RX	TIM2_CH1_ ETR	EVENTOUT	-	-	-	-

5

Pin name	AF0	AF1	AF2	AF3
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-
PB2	-	-	-	-
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	-
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	-
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	-
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	-
PB8	-	I2C1_SCL	TIM16_CH1	-
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT
PB10	-	I2C1_SCL	TIM2_CH3	-
PB11	EVENTOUT	I2C1_SDA	TIM2_CH4	-
PB12	SPI1_NSS	EVENTOUT	TIM1_BKIN	-
PB13	SPI1_SCK	-	TIM1_CH1N	-
PB14	SPI1_MISO	-	TIM1_CH2N	-
PB15	SPI1_MOSI	-	TIM1_CH3N	-

# 5 Memory mapping



Figure 9. STM32F031x4/x6 memory map



Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1KB	GPIOF
	0x4800 0C00 - 0x4800 13FF	2KB	Reserved
AHB2	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH Interface
ANDI	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	ЗКВ	Reserved
	0x4001 4800 - 0x4001 4BFF	1KB	TIM17
	0x4001 4400 - 0x4001 47FF	1KB	TIM16
	0x4001 3C00 - 0x4001 43FF	2KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1KB	USART1
APB	0x4001 3400 - 0x4001 37FF	1KB	Reserved
	0x4001 3000 - 0x4001 33FF	1KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1KB	Reserved
	0x4001 2400 - 0x4001 27FF	1KB	ADC
	0x4001 0800 - 0x4001 23FF	7KB	Reserved
	0x4001 0400 - 0x4001 07FF	1KB	EXTI
	0x4001 0000 - 0x4001 03FF	1KB	SYSCFG
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Table 14. STM32F031x4/x6	peripheral register boundary addres	sses



Bus	Boundary address	Size	Peripheral
	0x4000 7400 - 0x4000 7FFF	3KB	Reserved
	0x4000 7000 - 0x4000 73FF	1KB	PWR
	0x4000 5800 - 0x4000 6FFF	6KB	Reserved
	0x4000 5400 - 0x4000 57FF	1KB	I2C1
	0x4000 3400 - 0x4000 53FF	8KB	Reserved
	0x4000 3000 - 0x4000 33FF	1KB	IWDG
APB	0x4000 2C00 - 0x4000 2FFF	1KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1KB	RTC
	0x4000 2400 - 0x4000 27FF	1KB	Reserved
	0x4000 2000 - 0x4000 23FF	1KB	TIM14
	0x4000 0800 - 0x4000 1FFF	6KB	Reserved
	0x4000 0400 - 0x4000 07FF	1KB	TIM3
	0x4000 0000 - 0x4000 03FF	1KB	TIM2

# Table 14. STM32F031x4/x6 peripheral register boundary addresses (continued)


# 6 Electrical characteristics

# 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

# 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

# 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3.3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

# 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

# 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.





# 6.1.6 Power supply scheme



Figure 12. Power supply scheme

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DDA</sub>/V<sub>SSA</sub> etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



# 6.1.7 Current consumption measurement



#### Figure 13. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 15: Voltage characteristics*, *Table 16: Current characteristics* and *Table 17: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage	-0.3	4.0	V
V <sub>DDA</sub> -V <sub>SS</sub>	External analog supply voltage	-0.3	4.0	V
V <sub>DD</sub> -V <sub>DDA</sub>	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
V <sub>BAT</sub> -V <sub>SS</sub>	External backup supply voltage	-0.3	4.0	V
	Input voltage on FT and FTf pins	V <sub>SS</sub> – 0.3	$V_{DDIOx} + 4.0^{(3)}$	V
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TTa pins	V <sub>SS</sub> – 0.3	4.0	V
VIN Ý	BOOT0	0	9.0	V
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	V
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins	-	50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara		

Table 15. Voltage ch	naracteristics <sup>(1)</sup>
----------------------	-------------------------------

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 16: Current characteristics* for the maximum allowed injected current values.

3. Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.



Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all VDD power lines (source) <sup>(1)</sup>	120	
$\Sigma I_{VSS}$	Total current out of sum of all VSS ground lines (sink) <sup>(1)</sup>	-120	
I <sub>VDD(PIN)</sub>	Maximum current into each VDD power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS ground pin (sink) <sup>(1)</sup>	-100	
1	Output current sunk by any I/O and control pin	25	
I <sub>IO(PIN)</sub>	Output current source by any I/O and control pin	-25	
ΣI	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	80	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-80	mA
	Injected current on B, FT and FTf pins	-5/+0 <sup>(4)</sup>	
ا <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins <sup>(5)</sup>	± 5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	1

#### Table 16. Current characteristics

1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

3. A positive injection is induced by  $V_{IN} > V_{DDIOx}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

5. On these I/Os, a positive injection is induced by  $V_{IN} > V_{DDA}$ . Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below *Table 52: ADC accuracy*.

6. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

#### Table 17. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature	150	°C



# 6.3 Operating conditions

# 6.3.1 General operating conditions

Symbol	Parameter Conditions		Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	requency -		48	MHz	
f <sub>PCLK</sub>	Internal APB clock frequency	-	0	48	IVITZ	
V <sub>DD</sub>	Standard operating voltage	-	2.0	3.6	V	
N/	Analog operating voltage (ADC not used)	Must have a potential equal	V <sub>DD</sub>	3.6	M	
V <sub>DDA</sub>	Analog operating voltage (ADC used)	to or higher than V <sub>DD</sub>	2.4	3.6	V	
V <sub>BAT</sub>	Backup operating voltage	-	1.65	3.6	V	
		TC and RST I/O	-0.3	V <sub>DDIOx</sub> +0.3		
M	I/O input voltage	TTa I/O	-0.3	V <sub>DDA</sub> +0.3 <sup>(1)</sup>	v	
V <sub>IN</sub>		FT and FTf I/O	-0.3	5.5 <sup>(1)</sup>		
		BOOT0	0	5.5		
		LQFP48	-	364		
		UFQFPN32	-	526	mW	
P <sub>D</sub>	Power dissipation at $T_A = 85 \text{ °C}$	LQFP32	-	357		
Γ <sub>D</sub>	for suffix 6 or $T_A = 105 \text{ °C}$ for suffix 7 <sup>(2)</sup>	UFQFPN28	-	169	IIIVV	
		WLCSP25	-	267	1	
		TSSOP20	-	182		
	Ambient temperature for the	Maximum power dissipation	-40	85	°C	
TA	suffix 6 version	Low power dissipation <sup>(3)</sup> –40		105	U	
IA	Ambient temperature for the	Maximum power dissipation	-40	105	°C	
	suffix 7 version	Low power dissipation <sup>(3)</sup>	-40	125	0	
TJ	Junction temperature range	Suffix 6 version	-40	105	°C	
IJ		Suffix 7 version	-40	125	U	

## Table 18. General operating conditions

1. For operation with a voltage higher than  $V_{DDIOx}$  + 0.3 V, the internal pull-up resistor must be disabled.

2. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ . See Section 7.8: Thermal characteristics.

3. In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see *Section 7.8: Thermal characteristics*).



# 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 19* are derived from tests performed under the ambient temperature condition summarized in *Table 18*.

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	_	0	$\infty$	
	V <sub>DD</sub> fall time rate	-	20	8	
+	V <sub>DDA</sub> rise time rate	_	0	8	µs/V
t <sub>VDDA</sub>	V <sub>DDA</sub> fall time rate	-	20	8	

Table 19. Operating conditions at power-up / power-down

# 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 20* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>POR/PDR</sub> <sup>(1)</sup>	Power on/power down reset threshold	Falling edge <sup>(2)</sup>	1.80	1.88	1.96 <sup>(3)</sup>	V			
* POR/PDR		Rising edge	1.84 <sup>(3)</sup>	1.92	2.00	V			
V <sub>PDRhyst</sub>	PDR hysteresis		-	40	-	mV			
t <sub>RSTTEMPO</sub> <sup>(4)</sup>	Reset temporization		1.50	2.50	4.50	ms			

 Table 20. Embedded reset and power control block characteristics

1. The PDR detector monitors  $V_{\text{DD}}$  and also  $V_{\text{DDA}}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{\text{DD}}$ .

2. The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.

3. Data based on characterization results, not tested in production.

4. Guaranteed by design, not tested in production.

Table 21. Programmable	voltage detector char	acteristics
------------------------	-----------------------	-------------

	-	-				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
V <sub>PVD0</sub>	PVD Inteshold 0	Falling edge	2	2.08	2.16	V
	PVD threshold 1	Rising edge	2.19	2.28	2.37	V
V <sub>PVD1</sub>		Falling edge	2.09	2.18	2.27	V
M	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
V <sub>PVD2</sub>	FVD theshold 2	Falling edge	2.18	2.28	2.38	V
M	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
V <sub>PVD3</sub>		Falling edge	2.28	2.38	2.48	V



Table 21. Programmable voltage detector characteristics (continued)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>PVD4</sub>	PVD threshold 4	Rising edge	2.47	2.58	2.69	V			
		Falling edge	2.37	2.48	2.59	V			
M	PVD threshold 5	Rising edge	2.57	2.68	2.79	V			
V <sub>PVD5</sub>	PVD Inteshold 5	Falling edge	2.47	2.58	2.69	V			
M	PVD threshold 6	Rising edge	2.66	2.78	2.9	V			
V <sub>PVD6</sub>		Falling edge	2.56	2.68	2.8	V			
M	DVD threshold 7	Rising edge	2.76	2.88	3	V			
V <sub>PVD7</sub>	PVD threshold 7	Falling edge	2.66	2.78	2.9	V			
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis		-	100	-	mV			
I <sub>DD(PVD)</sub>	PVD current consumption		-	0.15	0.26 <sup>(1)</sup>	μA			

 Table 21. Programmable voltage detector characteristics (continued)

1. Guaranteed by design, not tested in production.

# 6.3.4 Embedded reference voltage

The parameters given in *Table 22* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	−40 °C < T <sub>A</sub> < +105 °C	1.16	1.2	1.25	V
V <sub>REFINT</sub>	Internal reference voltage	–40 °C < T <sub>A</sub> < +85 °C	1.16	1.2	1.24 <sup>(1)</sup>	V
t <sub>START</sub>	ADC_IN17 buffer startup time	-	-	-	10 <sup>(2)</sup>	μs
t <sub>S_vrefint</sub>	ADC sampling time when reading the internal reference voltage	-	- 4 <sup>(2)</sup>		-	μs
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DDA</sub> = 3 V	-	-	10 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-	- 100 <sup>(2)</sup>	-	100 <sup>(2)</sup>	ppm/°C

Table 22. Embedded internal reference voltage

1. Data based on characterization results, not tested in production.

2. Guaranteed by design, not tested in production.



# 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

## Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>

The parameters given in *Table 23Table 23* to *Table 27* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.



					periph	-			periphe		_		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	-	N	lax @ T,	4 <sup>(1)</sup>	Ŧ	Max @ T <sub>A</sub> <sup>(1)</sup>			Unit	
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C		
		HSE	48 MHz	18.4	20.0	20.1	20.4	11.4	12.5	12.5	12.6		
		bypass,	32 MHz	12.4	13.2	13.2	13.8	7.9	8.3	8.5	8.6		
		PLL on	24 MHz	9.9	10.7	10.7	11.0	6.2	6.8	7.0	7.0		
	Supply current in	HSE	8 MHz	3.3	3.6	3.8	3.9	2.2	2.6	2.6	2.6		
	Run mode, code	bypass, PLL off	1 MHz	0.8	1.1	1.1	1.1	0.7	0.9	0.9	0.9		
	executing		48 MHz	18.9	20.9	21.1	21.5	11.7	12.3	12.9	13.1		
	from Flash	HSI clock, PLL on	32 MHz	12.8	13.7	14.2	14.8	8.0	8.7	9.1	9.1		
			24 MHz	9.7	10.4	11.2	11.3	6.1	6.5	6.7	6.9		
		HSI clock, PLL off	8 MHz	3.5	4.0	4.0	4.1	2.4	2.6	2.7	2.7		
I <sub>DD</sub>		DD	HSE	48 MHz	17.3	19.7 <sup>(2)</sup>	19.8	20.0 <sup>(2)</sup>	10.3	11.2 <sup>(2)</sup>	11.3	11.7 <sup>(2)</sup>	mA
		bypass, PLL on	32 MHz	11.2	12.5	12.7	12.7	6.7	7.3	7.6	7.6		
	Supply current in Run mode, code executing		24 MHz	8.9	10.0	10.1	10.2	5.1	5.5	5.8	5.9		
			HSE	8 MHz	2.8	3.1	3.3	3.4	1.7	2.0	2.1	2.1	
		bypass, PLL off	1 MHz	0.3	0.6	0.6	1.3	0.2	0.5	0.8	0.9		
		HSI clock, PLL on	48 MHz	17.4	19.7	20.0	20.2	10.4	11.2	11.3	11.8		
	from RAM		32 MHz	11.8	12.8	13.1	13.3	6.8	7.4	7.7	7.9		
			24 MHz	9.0	10.0	10.1	10.2	5.2	5.7	6.0	6.0		
		HSI clock, PLL off	8 MHz	3.0	3.2	3.5	3.6	1.8	2.0	2.2	2.2		
		HSE	48 MHz	10.7	11.7 <sup>(2)</sup>	11.9	12.5 <sup>(2)</sup>	2.4	2.6 <sup>(2)</sup>	2.7	2.9 <sup>(2)</sup>		
		bypass,	32 MHz	7.1	7.8	8.1	8.2	1.6	1.7	1.9	1.9		
	Supply	PLL on	24 MHz	5.5	6.3	6.4	6.4	1.3	1.4	1.5	1.5		
	current in Sleep	HSE	8 MHz	1.8	2.0	2.0	2.1	0.4	0.4	0.5	0.5		
I <sub>DD</sub>	mode, code	bypass, PLL off	1 MHz	0.2	0.5	0.5	0.5	0.1	0.1	0.1	0.1	mA	
	executing		48 MHz	10.8	11.9	12.1	12.6	2.4	2.7	2.7	2.9		
	from Flash or RAM	HSI clock, PLL on	32 MHz	7.3	8.0	8.4	8.5	1.7	1.9	1.9	2.0		
			24 MHz	5.5	6.2	6.5	6.5	1.3	1.5	1.5	1.6		
		HSI clock, PLL off	8 MHz	1.9	2.2	2.3	2.4	0.5	0.5	0.5	0.6		

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).



				V <sub>DDA</sub> = 2.4 V				V <sub>DDA</sub> = 3.6 V				
Symbol	Parameter	Conditions (1)	f <sub>HCLK</sub>		Max @ T <sub>A</sub> <sup>(2)</sup>			Тур	Max @ T <sub>A</sub> <sup>(2)</sup>			Unit
				Тур	25 °C	85 °C	105 °C	γγ	25 °C	85 °C	105 °C	
		HSE	48 MHz	150	170 <sup>(3)</sup>	178	182 <sup>(3)</sup>	164	183 <sup>(3)</sup>	195	198 <sup>(3)</sup>	
		bypass, PLL on	32 MHz	104	121	126	128	113	129	135	138	
	Supply current in Run or		24 MHz	82	96	100	103	88	102	106	108	
		br HSE bypass,	8 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	
I <sub>DDA</sub>	Sleep mode,		1 MHz	2.0	2.7	3.1	3.3	3.5	3.8	4.1	4.4	μA
	code executing		48 MHz	220	240	248	252	244	263	275	278	
	from Flash	HSI clock, PLL on	32 MHz	174	191	196	198	193	209	215	218	
	or RAM		24 MHz	152	167	173	174	168	183	190	192	
		HSI clock, PLL off	8 MHz	72	79	82	83	83.5	91	94	95	

Table 24. Typical and maximum current consumption from the  $\ensuremath{\mathsf{V}_{\mathsf{DDA}}}$  supply

 Current consumption from the V<sub>DDA</sub> supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, I<sub>DDA</sub> is independent from the frequency.

2. Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of  $I_{DD}$  and  $I_{DDA}$ ).



Sym-	Doro				Тур	@V <sub>DD</sub> (	V <sub>DD</sub> = V	dda)	-	Max <sup>(1)</sup>						
bol	Para- meter	Conditions		2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T <sub>A</sub> = 25 ℃	T <sub>A</sub> = 85 ℃	T <sub>A</sub> = 105 °C	Unit			
	Supply current	Regulator in run mode, all oscillators OFF		15	15.1	15.25	15.45	15.7	16	18 <sup>(2)</sup>	38	55 <sup>(2)</sup>				
I <sub>DD</sub>	in Stop mode	Regulator in low- power mode, all oscillators OFF		3.15	3.25	3.35	3.45	3.7	4	5.5 <sup>(2)</sup>	22	41 <sup>(2)</sup>				
	Supply current	LSI ON	ON and IWDG	0.8	0.95	1.05	1.2	1.35	1.5	-	-	-				
	Olariaby		LSI OFF and IWDG OFF		0.75	0.85	0.95	1.1	1.3	2 <sup>(2)</sup>	2.5	3 <sup>(2)</sup>				
	Supply current in Stop mode	NO	Regulator in run mode, all oscillators OFF	1.85	2	2.15	2.3	2.45	2.6	3.5 <sup>(2)</sup>	3.5	4.5 <sup>(2)</sup>				
		monitoring (	Regulator in low- power mode, all oscillators OFF	1.85	2	2.15	2.3	2.45	2.6	3.5 <sup>(2)</sup>	3.5	4.5 <sup>(2)</sup>	μA			
	Supply current	V <sub>DDA</sub> m	LSI ON and IWDG ON	2.25	2.5	2.65	2.85	3.05	3.3	-	-	-				
	in Standby mode	>	LSI OFF and IWDG OFF	1.75	1.9	2	2.15	2.3	2.5	3.5 <sup>(2)</sup>	3.5	4.5 <sup>(2)</sup>				
I <sub>DDA</sub>	Supply current in Stop mode	current	Supply current		Supply r current 눈 c	Regulator in run mode, all oscillators OFF	1.11	1.15	1.18	1.22	1.27	1.35	-	-	-	
		monitoring C	Regulator in low- power mode, all oscillators OFF	1.11	1.15	1.18	1.22	1.27	1.35	-	-	-				
	Supply current	V <sub>DDA</sub> mc	LSI ON and IWDG ON	1.5	1.58	1.65	1.78	1.91	2.04	-	-	-				
	in Standby mode	>	LSI OFF and IWDG OFF	1	1.02	1.05	1.05	1.15	1.22	-	-	-				

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of I<sub>DD</sub> and I<sub>DDA</sub>).



			Typ @ V <sub>BAT</sub>					Max <sup>(1)</sup>				
Symbol	Parameter	Conditions	= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	= 3.3 V	= 3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 ℃	T <sub>A</sub> = 105 °C	Unit
1	RTC domain	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	0.47	0.49	0.59	0.65	0.80	0.91	1.0	1.3	1.7	
IDD-VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.76	0.79	0.88	0.98	1.13	1.21	1.3	1.6	2.1	μA

1. Data based on characterization results, not tested in production.



# Typical current consumption

The MCU is placed under the following conditions:

- V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency:
  - 0 wait state and Prefetch OFF from 0 to 24 MHz
  - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled,  $f_{PCLK} = f_{HCLK}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

			-	un mode	-	leep mode	unit	
Symbol	Parameter	fhclk	Peripheral s enabled	Peripheral s disabled	Peripheral s enabled	Peripheral s disabled		
		48MHz	20.2	12.3	11.1	2.9		
		36 MHz	15.3	9.5	8.4	2.4		
		32 MHz	13.6	8.6	7.5	2.2		
		24 MHz	10.5	6.7	5.9	1.8		
	Current	16 MHz	7.2	4.7	4.1	1.4	~^	
I <sub>DD</sub>	from V <sub>DD</sub> supply	8 MHz	3.8	2.7	2.3	0.9	mA	
		4 MHz	2.4	1.8	1.7	0.9		
		2 MHz	1.6	1.3	1.2	0.8		
		1 MHz	1.2	1.1	1.0	0.8		
		500 kHz	1.0	1.0	0.9	0.8		
		48MHz		15	55			
		36 MHz		11	17			
		32 MHz		1(	05			
		24 MHz		8	3			
	Current	16 MHz		6	0			
I <sub>DDA</sub>	from V <sub>DDA</sub> supply	8 MHz		2	.2		uA	
		4 MHz		2	.2			
		2 MHz		2	.2			
		1 MHz		2	.2			
		500 kHz		2	.2			

# Table 27. Typical current consumption, code executing from Flash,running from HSE 8 MHz crystal

DocID025743 Rev 3



#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 46: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 29: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_S$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



## **Electrical characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
			4 MHz	0.07	
		V <sub>DDIOx</sub> = 3.3 V	8 MHz	0.15	
		C =C <sub>INT</sub>	16 MHz	0.31	
			24 MHz	0.53	
			48 MHz	0.92	
			4 MHz	0.18	
		V <sub>DDIOx</sub> = 3.3 V	8 MHz	0.37	
		$C_{EXT} = 0 pF$	16 MHz	0.76	
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	1.39	
			48 MHz	2.188	
			4 MHz	0.32	mA
	I/O current	$V_{\text{DDIOx}} = 3.3 \text{ V}$ $C_{\text{EXT}} = 10 \text{ pF}$ $C = C_{\text{INT}} + C_{\text{EXT}} + C_{\text{S}}$	8 MHz	0.64	
			16 MHz	1.25	
			24 MHz	2.23	
low			48 MHz	4.442	
I <sub>SW</sub>	consumption		4 MHz	0.49	
		$V_{DDIOx} = 3.3 V$ $C_{EXT} = 22 pF$ $C = C_{INT} + C_{EXT} + C_S$	8 MHz	0.94	
			16 MHz	2.38	
			24 MHz	3.99	
			4 MHz	0.64	
		$V_{\text{DDIOx}} = 3.3 \text{ V}$	8 MHz	1.25	
		C <sub>EXT</sub> = 33 pF C = C <sub>INT</sub> + C <sub>EXT</sub> + C <sub>S</sub>	16 MHz	3.24	
		INI - EAI	24 MHz	5.02	
		V <sub>DDIOx</sub> = 3.3 V	4 MHz	0.81	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.7	
		$C = C_{INT} + C_{EXT} + C_S$ $C = C_{int}$	16 MHz	3.67	
		V <sub>DDIOx</sub> = 2.4 V	4 MHz	0.66	
		V <sub>DDIOx</sub> = 2.4 V C <sub>EXT</sub> = 47 pF	8 MHz	1.43	
		$C = C_{INT} + C_{EXT} + C_S$	16 MHz	2.45	
		$C = C_{int}$	24 MHz	4.97	

 Table 28. Switching output I/O current consumption

1. C<sub>S</sub> = 7 pF (estimated value).



#### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in *Table 29*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 15: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 29*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

	Peripheral	Typical consumption at 25 °C	Unit	
	BusMatrix <sup>(1)</sup>	3.8		
	DMA1	6.3		
	SRAM	0.7		
	Flash interface	15.2		
AHB	CRC	1.61		
АПБ	GPIOA	9.4	µA/MHz	
	GPIOB	11.6		
	GPIOC	1.9		
	GPIOF	0.8		
	All AHB peripherals	47.5		

#### Table 29. Peripheral current consumption



	Peripheral	Typical consumption (continued	, Unit	
	APB-Bridge <sup>(2)</sup>	2.6		
	SYSCFG	1.7		
	ADC <sup>(3)</sup>	4.2		
	TIM1	17.1		
	SPI1	9.6		
	USART1	17.4		
	TIM16	8.2	µA/MHz	
APB	TIM17	8.0		
AFD	DBG (MCU Debug Support)	0.5		
	TIM2	17.4		
	TIM3	12.8		
	TIM14	6.0		
	WWDG	1.5		
	I2C1	5.1		
	PWR	1.2		
	All APB peripherals	110.9		

 Table 29. Peripheral current consumption (continued)

1. The BusMatrix automatically is active when at least one master is ON (CPU or DMA1).

2. The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.

3. The power consumption of the analog part ( $I_{DDA}$ ) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.



# 6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 30* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Typ @Vdd = Vdda						Unit	
	Farameter	Conditions	= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V	Max	Unit	
t	Wakeup from Stop mode	Regulator in run mode	3.2	3.1	2.9	2.9	2.8	5		
twustop		Regulator in low power mode	7.0	5.8	5.2	4.9	4.6	9	110	
t <sub>WUSTANDBY</sub>	Wakeup from Standby mode	-	60.4	55.6	53.5	52	51	-	μs	
twusleep	Wakeup from Sleep mode	-		4 S\	SCLK cy	cles		-		

 Table 30. Low-power mode wakeup timings



# 6.3.7 External clock source characteristics

# High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 14: High-speed external clock source AC timing diagram*.

	Table en right opeed external				
Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency	-	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	V <sub>DDIOx</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	V <sub>SS</sub>	-	0.3 V <sub>DDIOx</sub>	v
t <sub>w(HSEH)</sub> t <sub>w(HSEL)</sub>	OSC_IN high or low time	15	-	-	ns
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	OSC_IN rise or fall time	-	-	20	115

 Table 31. High-speed external user clock characteristics

1. Guaranteed by design, not tested in production.



#### Figure 14. High-speed external clock source AC timing diagram



## Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in *Figure 15*.

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Мах	Unit		
f <sub>LSE_ext</sub>	User external clock source frequency	-	32.768	1000	kHz		
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage	0.7 V <sub>DDIOx</sub>	-	V <sub>DDIOx</sub>	V		
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	V <sub>SS</sub>	-	0.3 V <sub>DDIOx</sub>	V		
t <sub>w(LSEH)</sub> t <sub>w(LSEL)</sub>	OSC32_IN high or low time	450	-	-	ns		
t <sub>r(LSE)</sub> t <sub>f(LSE)</sub>	OSC32_IN rise or fall time	-	-	50	115		

 Table 32. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.







#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	32	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
		During startup <sup>(3)</sup>	-		8.5	
I <sub>DD</sub>		V <sub>DD</sub> = 3.3 V, Rm = 30 Ω, CL = 10 pF@8 MHz	-	0.4	-	
	HSE current consumption	V <sub>DD</sub> = 3.3 V, Rm = 45 Ω, CL = 10 pF@8 MHz	-	0.5	-	
		V <sub>DD</sub> = 3.3 V, Rm = 30 Ω, CL = 5 pF@32 MHz	-	0.8	-	mA
		V <sub>DD</sub> = 3.3 V, Rm = 30 Ω, CL = 10 pF@32 MHz	-	1	-	
		V <sub>DD</sub> = 3.3 V, Rm = 30 Ω, CL = 20 pF@32 MHz	-	1.5	-	
9 <sub>m</sub>	Oscillator transconductance	Startup	10	-	-	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table	33.	HSE	oscillator	characteristics
IGNIO			0001110101	01101000

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by design, not tested in production.

3. This consumption level occurs during the first 2/3 of the  $t_{\mbox{SU(HSE)}}$  startup time

4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

DocID025743 Rev 3





Figure 16. Typical application with an 8 MHz crystal

1.  $\ R_{EXT}$  value depends on the crystal characteristics.



#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit	
		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9		
		LSEDRV[1:0]= 01 medium low driving capability	-	-	1		
I <sub>DD</sub>	LSE current consumption	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.3	μA	
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6		
a		LSEDRV[1:0]=00 lower driving capability	5	-	-		
	Oscillator transconductance	LSEDRV[1:0]= 01 medium low driving capability	8	-	-	μA/V	
		LSEDRV[1:0] = 10 medium high driving capability	15	-	-	μΑνν	
		LSEDRV[1:0]=11 higher driving capability	25	-	-		
$t_{\rm SU(LSE)}^{(3)}$	Startup time	V <sub>DDIOx</sub> is stabilized	-	2	-	s	

#### Table 34. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

2. Guaranteed by design, not tested in production.

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





Figure 17. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.



# 6.3.8 Internal clock source characteristics

The parameters given in *Table 35* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*. The provided curves are characterization results, not tested in production.

## High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 <sup>(2)</sup>	%
DuCy <sub>(HSI)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
		$T_A = -40$ to 105°C	-2.8 <sup>(3)</sup>	-	3.8 <sup>(3)</sup>	
	Accuracy of the HSI oscillator	T <sub>A</sub> = -10 to 85°C	-1.9 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	
		$T_A = 0$ to $85^{\circ}C$	-1.9 <sup>(3)</sup>	-	2 <sup>(3)</sup>	0/
ACC <sub>HSI</sub>		$T_A = 0$ to $70^{\circ}C$	-1.3 <sup>(3)</sup>	-	2 <sup>(3)</sup>	%
		$T_A = 0$ to 55°C	-1 <sup>(3)</sup>	-	2 <sup>(3)</sup>	
		T <sub>A</sub> = 25°C	-1 <sup>(4)</sup>	-	1 <sup>(4)</sup>	
t <sub>su(HSI)</sub>	HSI oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs
I <sub>DDA(HSI)</sub>	HSI oscillator power consumption	-	-	80	100 <sup>(2)</sup>	μA

Table 35. HSI oscillator characteristics
--

1.  $V_{DDA}$  = 3.3 V,  $T_A$  = -40 to 105°C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered.



#### Figure 18. HSI oscillator accuracy characterization results for soldered parts



# High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>HSI14</sub>	Frequency	-	-	14	-	MHz	
TRIM	HSI14 user-trimming step	-	-	-	1 <sup>(2)</sup>	%	
DuCy <sub>(HSI14)</sub>	Duty cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%	
100	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40$ to 105 °C	-4.2 <sup>(3)</sup>	-	5.1 <sup>(3)</sup>	%	
		$T_A = -10 \text{ to } 85 \text{ °C}$	-3.2 <sup>(3)</sup>	-	3.1 <sup>(3)</sup>	%	
ACC <sub>HSI14</sub>		$T_A = 0$ to 70 °C	-2.5 <sup>(3)</sup>	-	2.3 <sup>(3)</sup>	%	
		T <sub>A</sub> = 25 °C	-1	-	1	%	
t <sub>su(HSI14)</sub>	HSI14 oscillator startup time	-	1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	μs	
I <sub>DDA(HSI14)</sub>	HSI14 oscillator power consumption	-	-	100	150 <sup>(2)</sup>	μA	

# Table 36. HSI14 oscillator characteristics<sup>(1)</sup>

1.  $V_{DDA} = 3.3 \text{ V}$ ,  $T_A = -40$  to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.



#### Figure 19. HSI14 oscillator accuracy characterization results



# Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillato	r characteristics <sup>(1)</sup>
-------------------------	----------------------------------

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency	30	40	50	kHz
t <sub>su(LSI)</sub> <sup>(2)</sup>	LSI oscillator startup time	-	-	85	μs
I <sub>DDA(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption	-	0.75	1.2	μΑ

1.  $V_{DDA}$  = 3.3 V,  $T_A$  = –40 to 105  $^\circ C$  unless otherwise specified.

2. Guaranteed by design, not tested in production.

# 6.3.9 PLL characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter		Unit		
		Min	Тур	Max	Unit
£	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>	8.0	24 <sup>(2)</sup>	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	40 <sup>(2)</sup>	-	60 <sup>(2)</sup>	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	16 <sup>(2)</sup>	-	48	MHz
t <sub>LOCK</sub>	PLL lock time	-	-	200 <sup>(2)</sup>	μs
Jitter <sub>PLL</sub>	Cycle-to-cycle jitter	-	-	300 <sup>(2)</sup>	ps

Table 38. PLL characteristics

1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by  $f_{PLL_OUT}$ .

2. Guaranteed by design, not tested in production.



# 6.3.10 Memory characteristics

## Flash memory

The characteristics are given at  $T_A = -40$  to 105 °C unless otherwise specified.

		-				1
Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	16-bit programming time	$T_A = -40$ to +105 °C	40	53.5	60	μs
t <sub>ERASE</sub>	Page (1 KB) erase time	$T_A = -40$ to +105 °C	20	-	40	ms
t <sub>ME</sub>	Mass erase time	$T_A = -40$ to +105 °C	20	-	40	ms
1	I <sub>DD</sub> Supply current	Write mode	-	-	10	mA
DD		Erase mode	-	-	12	mA

 Table 39. Flash memory characteristics

1. Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	$T_{A} = -40$ to +105 °C	10	kcycle
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at $T_A = 85 \text{ °C}$	30	
		1 kcycle <sup>(2)</sup> at $T_A = 105 \text{ °C}$	10	Year
		10 kcycle <sup>(2)</sup> at $T_A = 55 \text{ °C}$	20	

#### Table 40. Flash memory endurance and data retention

1. Data based on characterization results, not tested in production.

2. Cycling performed over the whole temperature range.

# 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.



#### Table 41. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}$ , LQFP48, $T_A = +25 \text{ °C}$ , f <sub>HCLK</sub> = 48 MHz, conforming to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, \text{LQFP48}, \text{T}_{A} = +25^{\circ}\text{C},$ f <sub>HCLK</sub> = 48 MHz, conforming to IEC 61000-4-4	4B

# Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

# **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
	Farameter	Conditions	frequency band	8/48 MHz	Onit
			0.1 to 30 MHz	-11	
6	Peak level	$V_{DD} = 3.6 V, T_A = 25 °C,$ LQFP48 package	30 to 130 MHz	21	dBµV
S <sub>EMI</sub> Peak le	reak level	compliant with IEC 61967-2	130 MHz to 1 GHz	21	
			EMI Level	4	-

Table 42. EMI characteristics



# 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

# Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$ , conforming to JESD22-A114	All	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25$ °C, conforming to ANSI/ESD STM5.3.1	All	C4	500	V

#### Table 43. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

# Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

#### Table 44. Electrical sensitivities

Syn	nbol	Parameter	Conditions	Class
L	U	Static latch-up class	$T_A = +105 \text{ °C conforming to JESD78A}$	II level A

# 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.



## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 45*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description	Func	Unit	
	Description		Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on all FT and FTf pins		NA	mA
	Injected current on all TTa, TC and RESET pins	-5	+5	

# Table 45. I/O current injection susceptibility

# 6.3.14 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the conditions summarized in *Table 18: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>IL</sub>		TC and TTa I/O	-	-	0.3 V <sub>DDIOx</sub> +0.07 <sup>(1)</sup>		
		FT and FTf I/O	-	-	0.475 V <sub>DDIOx</sub> -0.2 <sup>(1)</sup>		
	Low level input voltage	BOOT0	-	-	0.3 V <sub>DDIOx</sub> -0.3 <sup>(1)</sup>	V	
		All I/Os except BOOT0 pin	-	-	0.3 V <sub>DDIOx</sub>		
	High level input voltage	TC and TTa I/O	0.445 V <sub>DDIOx</sub> +0.398 <sup>(1)</sup>	-	-		
		FT and FTf I/O	0.5 V <sub>DDIOx</sub> +0.2 <sup>(1)</sup>	-	-		
V <sub>IH</sub>		BOOT0	0.2 V <sub>DDIOx</sub> +0.95 <sup>(1)</sup>	-	-	V	
		All I/Os except BOOT0 pin	0.7 V <sub>DDIOx</sub>	-	-		



Symbol	Parameter	Conditions	Min	, Тур	Мах	Unit	
Cymbol	T di difficici				max	onin	
		TC and TTa I/O	-	200 <sup>(1)</sup>	-		
V <sub>hys</sub>	Schmitt trigger hysteresis	FT and FTf I/O	-	100 <sup>(1)</sup>	-	mV	
	,	BOOT0	-	300 <sup>(1)</sup>	-		
I <sub>lkg</sub>		TC, FT and FTf I/O TTa in digital mode $V_{SS} \le V_{IN} \le V_{DDIOx}$	-	-	± 0.1		
	Input leakage current <sup>(2)</sup>	TTa in digital mode $V_{DDIOx} \leq V_{IN} \leq V_{DDA}$	-	-	1	μΑ	
		TTa in analog mode $V_{SS} \leq V_{IN} \leq V_{DDA}$	-	-	± 0.2		
		FT and FTf I/O $^{(3)}$ $V_{DDIOx}  \leq  V_{IN}  \leq  5  V$	-	-	10		
R <sub>PU</sub>	Weak pull-up equivalent resistor (4)	$V_{IN} = V_{SS}$	25	40	55	kΩ	
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(4)</sup>	V <sub>IN</sub> = V <sub>DDIOx</sub>	25	40	55	kΩ	
CIO	I/O pin capacitance	-	-	5	-	pF	

Table 46	. I/O	static	characteristics	(continued)
----------	-------	--------	-----------------	-------------

1. Data based on design simulation only. Not tested in production.

2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 45: I/O current injection susceptibility.* 

3. To sustain a voltage higher than  $V_{DDIOx}$  + 0.3 V, the internal pull-up/pull-down resistors must be disabled.

4. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).



All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 20* for standard I/Os, and in *Figure 21* for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production.



Figure 20. TC and TTa I/O input characteristics





Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics



#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOx</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 15: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see *Table 15: Voltage characteristics*).

# **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	$ I_{IO}  = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V <sub>DDIOx</sub> -0.4	-	V
V <sub>OL</sub>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	$ I_{IO}  = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	2.4	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$V_{DDIOx} \ge 2.7 V$	V <sub>DDIOx</sub> -1.3	-	v
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 6 mA	-	0.4	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1101 = 0 11A	V <sub>DDIOx</sub> -0.4	-	v
V <sub>OLFm+</sub> <sup>(3)</sup>	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO}  = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	V
		I <sub>IO</sub>   = 10 mA	-	0.4	V

 The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 15: Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Data based on characterization results. Not tested in production.




### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 48*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Мах	Unit	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz	
x0	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	125	ns	
	t <sub>r(IO)out</sub>	Output rise time		-	125	115	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	10	MHz	
01	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	25	20	
	t <sub>r(IO)out</sub>	Output rise time		-	25	ns	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	50		
	f <sub>max(IO)out</sub> Ma	Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 V$	-	30	MHz	
			$C_L$ = 50 pF, $V_{DDIOx}$ < 2.7 V	-	20		
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5		
11	t <sub>f(IO)out</sub>	Output fall time	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 V$	-	8		
			$C_L = 50 \text{ pF}, \text{ V}_{\text{DDIOx}} < 2.7 \text{ V}$	-	12		
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	ns	
	t <sub>r(IO)out</sub>	Output rise time	$C_L$ = 50 pF, $V_{DDIOx} \ge 2.7 V$	/ - 8		1	
			$C_L = 50 \text{ pF}, \text{ V}_{\text{DDIOx}} < 2.7 \text{ V}$	-	12		
Fm+	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>		-	2	MHz	
configuration	t <sub>f(IO)out</sub>	Output fall time	C <sub>L</sub> = 50 pF	-	12		
(4)	t <sub>r(IO)out</sub>	Output rise time		-	34	ns	
	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	-	ns	

Table 48. I/O AC characteristics<sup>(1)(2)</sup>

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design, not tested in production.

3. The maximum frequency is defined in *Figure 22*.

4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.





### Figure 22. I/O AC characteristics definition

### 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $\mathsf{R}_{\mathsf{PU}}.$ 

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage	-	-	-	0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup>	v
V <sub>IH(NRST)</sub>	NRST input high level voltage	-	0.445 V <sub>DD</sub> +0.398 <sup>(1)</sup>	-	-	v
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	-	100 <sup>(1)</sup>	ns
	NRST input not filtered pulse	$2.7 < V_{DD} < 3.6$	300 <sup>(3)</sup>	-	-	ns
V <sub>NF(NRST)</sub>		$2.0 < V_{DD} < 3.6$	500 <sup>(3)</sup>	-	-	115

 Table 49. NRST pin characteristics

1. Data based on design simulation only. Not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

3. Data based on design simulation only. Not tested in production.





Figure 23. Recommended NRST pin protection

1. The external capacitor protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 49: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

### 6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 50* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 18: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I <sub>DDA (ADC)</sub>	Current consumption of the ADC <sup>(1)</sup>	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V	-	0.9	-	mA
f <sub>ADC</sub>	ADC clock frequency	-	0.6	-	14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate	-	0.05	-	1	MHz
¢ (2)	f <sub>TRIG</sub> <sup>(2)</sup> External trigger frequency	f <sub>ADC</sub> = 14 MHz	-	-	823	kHz
ITRIG <sup>(-)</sup>		-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>DDA</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <i>Equation 1</i> and <i>Table 51</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance	-	-	-	1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor	-	-	-	8	pF
+ (2)	Calibration time	f <sub>ADC</sub> = 14 MHz		5.9		μs
t <sub>CAL</sub> <sup>(2)</sup>		-	83			1/f <sub>ADC</sub>

Table 50. ADC characteristics



### **Electrical characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		ADC clock = HSI14	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	
W <sub>LATENCY</sub> <sup>(2)</sup>	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4	-	8.5	-	f <sub>PCLK</sub> cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
		$f_{ADC} = f_{PCLK}/2$	5.5			1/f <sub>PCLK</sub>
t <sub>latr</sub> (2)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		$f_{ADC} = f_{PCLK}/4$	10.5			1/f <sub>PCLK</sub>
		$f_{ADC} = f_{HSI14} = 14 \text{ MHz}$	0.188	-	0.259	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	$f_{ADC} = f_{HSI14}$	-	1	-	1/f <sub>HSI14</sub>
ts <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107	-	17.1	μs
IS Y		-	1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time	-	-	-	1	Conver sion cycle
	Total conversion time	f <sub>ADC</sub> = 14 MHz	1	-	18	μs
t <sub>CONV</sub> <sup>(2)</sup>	Total conversion time (including sampling time)	-	14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation)		1/f <sub>ADC</sub>	

Table 50. ADC characteristics (continued)

During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μA on I<sub>DDA</sub> and 60 μA on I<sub>DD</sub> should be taken into account.

2. Guaranteed by design, not tested in production.

# Equation 1: $R_{AIN} \max_{T_s}$ formula

$$R_{AIN} < \frac{r_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Та	ble 51. R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MH	łz

T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2



T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	R <sub>AIN</sub> max (kΩ) <sup>(1)</sup>
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

### Table 51. $R_{AIN}$ max for $f_{ADC}$ = 14 MHz (continued)

1. Guaranteed by design, not tested in production.

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error		±1.3	<u>+</u> 2	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1	±1.5	
EG	Gain error	f <sub>ADC</sub> = 14 MHz, R <sub>AIN</sub> < 10 kΩ V <sub>DDA</sub> = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	$T_A = 25 \text{ °C}$	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error	f <sub>PCLK</sub> = 48 MHz,	±3.3	±4	
EO	Offset error		±1.9	±2.8	
EG	Gain error	$f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ V <sub>DDA</sub> = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40$ to 105 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	$f_{PCLK} = 48 \text{ MHz},$	±1.9	±2.8	
EG	Gain error	$\label{eq:rescaled} \begin{split} f_{ADC} &= 14 \text{ MHz}, \ R_{AIN} < 10 \ \text{k}\Omega \\ V_{DDA} &= 2.4 \ \text{V} \ \text{to} \ 3.6 \ \text{V} \\ T_A &= 25 \ ^{\circ}\text{C} \end{split}$	±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

### Table 52. ADC $accuracy^{(1)(2)(3)}$

1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.14 does not affect the ADC accuracy.

3. Better performance may be achieved in restricted  $V_{DDA}$ , frequency and temperature ranges.

4. Data based on characterization results, not tested in production.





#### Figure 24. ADC accuracy characteristics





Refer to Table 50: ADC characteristics for the values of RAIN, RADC and CADC. 1.

 $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced. 2.

### **General PCB design guidelines**

Power supply decoupling should be performed as shown in Figure 12: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.



### 6.3.17 Temperature sensor characteristics

Table	53.	тs	characteristics
Tuble			

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	± 1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>30</sub>	Voltage at 30 °C ( $\pm$ 5 °C) <sup>(2)</sup>	1.34	1.43	1.52	V
t <sub>START</sub> <sup>(1)</sup>	ADC_IN16 buffer startup time	-	-	10	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC compliant time when reading the		-	-	μs

1. Guaranteed by design, not tested in production.

2. Measured at  $V_{DDA}$  = 3.3 V ± 10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

## 6.3.18 V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter		Тур	Мах	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	2 x 50	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the $V_{BAT}$	4	-	-	μs

### Table 54. V<sub>BAT</sub> monitoring characteristics

1. Guaranteed by design, not tested in production.

### 6.3.19 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)		f <sub>TIMxCLK</sub> = 48 MHz	20.8	-	ns
f	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 48 MHz	0	24	MHz
Pos	Timer resolution	TIMx (except TIM2)	-	16	bit
Res <sub>TIM</sub>		TIM2	-	32	DIL
t <sub>COUNTER</sub>	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
	period	f <sub>TIMxCLK</sub> = 48 MHz	0.0208	1365	μs

	Table	55.	TIMx	characteristics
--	-------	-----	------	-----------------



			(oonana	04)	
Symbol	Parameter	Conditions	Min	Мах	Unit
	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
WIAX_COUNT	with 32-bit counter	f <sub>TIMxCLK</sub> = 48 MHz	-	89.48	S

### Table 55. TIMx characteristics (continued)

### Table 56. IWDG min/max timeout period at 40 kHz (LSI)<sup>(1)</sup>

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

1. These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	
4	2	0.3413	21.8453	ms
8	3	0.6826	43.6906	

Table 57. WWDG min/max timeout value at 48 MHz (PCLK)

### 6.3.20 Communication interfaces

### I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the  $I^2$ C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DDIOx}$  is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

DocID025743 Rev 3



All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 58. I2C analog fi	Iter characteristics <sup>(1)</sup>
-------------------------	-------------------------------------

Symbol	Parameter	Min	Мах	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

1. Guaranteed by design, not tested in production.

2. Spikes with widths below  $t_{\mathsf{AF}(\mathsf{min})}$  are filtered.

3. Spikes with widths above  $t_{\mathsf{AF}(\mathsf{max})}$  are not filtered



## SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in *Table 59* for SPI or in *Table 60* for  $I^2S$  are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and supply voltage conditions summarized in *Table 18: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>		Master mode	-	18	MHz
1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	18	IVITIZ
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	rise and fall Capacitive load: C = 15 pF		6	ns
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4Tpclk	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2Tpclk + 10	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t <sub>su(MI)</sub>		Master mode	4	-	
t <sub>su(SI)</sub>		Slave mode	5	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	4	-	
t <sub>h(SI)</sub>		Slave mode	5	-	ns
t <sub>a(SO)</sub> <sup>(2)</sup>	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3Tpclk	
t <sub>dis(SO)</sub> <sup>(3)</sup>	Data output disable time	Slave mode	0	18	
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge)	-	22.5	
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	6	
t <sub>h(SO)</sub>	Data output hold time	Slave mode (after enable edge)	11.5	-	
t <sub>h(MO)</sub>		Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

Table 59. SPI characteristics<sup>(1)</sup>

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z











1. Measurement points are done at CMOS levels: 0.3  $V_{\text{DD}}$  and 0.7  $V_{\text{DD}}.$ 





Figure 28. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $V_{\text{DD}}$  and 0.7  $V_{\text{DD}}.$ 

Table	60. I <sup>2</sup> S	6 characteristics <sup>(1)</sup>
-------	----------------------	----------------------------------

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CK</sub>	I <sup>2</sup> S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
1/t <sub>c(CK)</sub>		Slave mode	0	6.5	
t <sub>r(CK)</sub>	I <sup>2</sup> S clock rise time	Capacitive load $C_L = 15 \text{ pF}$	-	10	
t <sub>f(CK)</sub>	I <sup>2</sup> S clock fall time		-	12	
t <sub>w(CKH)</sub>	I2S clock high time	Master f <sub>PCLK</sub> = 16 MHz, audio frequency = 48 kHz	306	-	]
t <sub>w(CKL)</sub>	I2S clock low time		312	-	ns
t <sub>v(WS)</sub>	WS valid time	Master mode	2	-	
t <sub>h(WS)</sub>	WS hold time	Master mode	2	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	7	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	1
DuCy(SCK)	I2S slave input clock duty cycle	Slave mode	25	75	%



Symbol	Parameter	Conditions	Min	Мах	Unit
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	6	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	2	-	
t <sub>h(SD_MR)</sub> <sup>(2)</sup>	Data input hold time	Master receiver	4	-	
$t_{h(SD_SR)}^{(2)}$	Data input hold time	Slave receiver	0.5	-	
$t_{v(SD\_ST)}^{(2)}$	Data output valid time	Slave transmitter (after enable edge)	-	20	ns
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	13	-	
$t_{v(SD_MT)}^{(2)}$	Data output valid time	Master transmitter (after enable edge)	-	4	1
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 60. I<sup>2</sup>S characteristics<sup>(1)</sup> (continued)

1. Data based on design simulation and/or characterization results, not tested in production.

2. Depends on  $f_{PCLK}$ . For example, if  $f_{PCLK} = 8$  MHz, then  $T_{PCLK} = 1/f_{PLCLK} = 125$  ns.





1. Measurement points are done at CMOS levels: 0.3  $\times$  V\_{DDIOx} and 0.7  $\times$  V\_{DDIOx}.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.





Figure 30. I2S master timing diagram (Philips protocol)

- 1. Data based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.





# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 LQFP48 package information





1. Drawing is not to scale.



		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 61. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.







1. Dimensions are expressed in millimeters.



### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.2 LQFP32 package information

Figure 34. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



Symbol	millimeters			inches <sup>(1)</sup>					
Symbol	Min	Тур	Max	Min	Тур	Max			
А	-	-	1.600	-	-	0.0630			
A1	0.050	-	0.150	0.0020	-	0.0059			
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571			
b	0.300	0.370	0.450	0.0118	0.0146	0.0177			
С	0.090	-	0.200	0.0035	-	0.0079			
D	8.800	9.000	9.200	0.3465	0.3543	0.3622			
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835			
D3	-	5.600	-	-	0.2205	-			
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622			
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835			
E3	-	5.600	-	-	0.2205	-			
е	-	0.800	-	-	0.0315	-			
L	0.450	0.600	0.750	0.0177	0.0236	0.0295			
L1	-	1.000	-	- 0.0394		-			
k	0°	3.5°	7°	0°	3.5°	7°			
CCC	-	-	0.100	-	-	0.0039			

# Table 62. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





# Figure 35. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Figure 36. LQFP32 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



# 7.3 UFQFPN32 package information





1. Drawing is not to scale.



Symbol	millimeters			inches <sup>(1)</sup>				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
A3	-	0.152	-	-	0.0060	-		
b	0.180	0.230	0.280	0.0071	0.0091	0.0110		
D	4.900	5.000	5.100	0.1929	0.1969	0.2008		
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008		
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
е	-	0.500	-	-	0.0197	-		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
ddd	-	-	0.080	-	-	0.0031		

# Table 63. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flatpackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

## 7.4 UFQFPN28 package information





1. Drawing is not to scale.

Table 64. UFQFPN28 - 28-lead, 4x4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat							
package mechanical data <sup>(1)</sup>							

Symbol	millimeters			inches			
	Min	Тур	Мах	Min	Тур	Max	
А	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	-	0.000	0.050	-	0.0000	0.0020	
D	3.900	4.000	4.100	0.1535	0.1575	0.1614	
D1	2.900	3.000	3.100	0.1142	0.1181	0.1220	
Е	3.900	4.000	4.100	0.1535	0.1575	0.1614	
E1	2.900	3.000	3.100	0.1142	0.1181	0.1220	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
L1	0.250	0.350	0.450	0.0098	0.0138	0.0177	
Т	-	0.152	-	-	0.0060	-	
b	0.200	0.250	0.300	0.0079	0.0098	0.0118	
е	-	0.500	-	-	0.0197	-	



1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.





### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.5 WLCSP25 package information

### 7.6 WLCSP25 package information

Figure 43. WLCSP25 - 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 65. WLCSP25 - 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale package mechanical data

0. makest	millimeters			inches <sup>(1)</sup>				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.525	0.555	0.585	0.0207	0.0219	0.0230		
A1	-	0.175	-	-	0.0069	-		
A2	-	0.380	-	-	0.0150	-		
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-		
b <sup>(3) (4)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110		
D	2.388	2.423	2.458	0.0940	0.0954	0.0968		
Е	2.29	2.325	2.36	0.0902	0.0915	0.0929		
е	-	0.400	-	-	0.0157	-		
e1	-	1.600	-	-	0.0630	-		



# Table 65. WLCSP25 - 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Max	
e2	-	1.600	-	-	0.0630	-	
F	-	0.4115	-	-	0.0162	-	
G	-	0.3625	-	-	0.0143	-	
aaa	-	0.100	-	-	0.0039	-	
bbb	-	0.100	-	-	0.0039	-	
CCC	-	0.100	-	-	0.0039	-	
ddd	-	0.050	-	-	0.0020	-	
eee	-	0.050	-	-	0.0020	-	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

4. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

# Figure 44. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale package recommended footprint



#### Table 66. WLCSP25 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm



### **Device marking**

'The following figure gives an example of topside marking orientation versus ball A1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



# 7.7 TSSOP20 package information





1. Drawing is not to scale.

Table 67. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,					
package mechanical data					

Symbol	millimeters			inches <sup>(1)</sup>				
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	-	-	1.200	-	-	0.0472		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413		
b	0.190	-	0.300	0.0075	-	0.0118		
С	0.090	-	0.200	0.0035	-	0.0079		
D <sup>(2)</sup>	6.400	6.500	6.600	0.2520	0.2559	0.2598		
E	6.200	6.400	6.600	0.2441	0.2520	0.2598		
E1 <sup>(3)</sup>	4.300	4.400	4.500	0.1693	0.1732	0.1772		
е	-	0.650	-	-	0.0256	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		



# Table 67. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	-	-	0.0039	

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.





1. Dimensions are expressed in millimeters.



### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 7.8 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 18: General operating conditions*.

The maximum chip-junction temperature,  $T_{\rm J}$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max x \Theta_{JA})$$

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{\mathsf{I}\!/\!\mathsf{O}}$  max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I/O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma \; ((\mathsf{V}_{\mathsf{DDIOx}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V<sub>OL</sub> / I<sub>OL</sub> and V<sub>OH</sub> / I<sub>OH</sub> of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55		
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm	38		
0	Thermal resistance junction-ambient LQFP32 - 7 × 7 mm	56	°C/W	
$\Theta_{JA}$	Thermal resistance junction-ambient UFQFPN28 - 4 x 4 mm	118	C/VV	
	Thermal resistance junction-ambient WLCSP25 - 2.13 x 2.07 mm	74		
	Thermal resistance junction-ambient TSSOP20	110		

### Table 68. Package thermal characteristics

### 7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



### 7.8.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F031x4/x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

#### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 80$  °C (measured according to JESD51-2), I<sub>DDmax</sub> = 50 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I<sub>OL</sub> = 20 mA, V<sub>OL</sub>= 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

P<sub>IOmax = 20</sub> × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives:  $P_{INTmax} = 175 \text{ mW}$  and  $P_{IOmax} = 272 \text{ mW}$ :

P<sub>Dmax =</sub> 175 + 272 = 447 mW

Using the values obtained in *Table* 68  $T_{Jmax}$  is calculated as follows:

– For LQFP48, 55 °C/W

T<sub>.lmax</sub> = 80 °C + (55°C/W × 447 mW) = 80 °C + 24.585 °C = 104.585 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ) see *Table 18: General operating conditions*.

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 8: Part numbering*).

Note:

With this given  $P_{Dmax}$  we can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:  $T_{Amax} = T_{Jmax} - (55^{\circ}C/W \times 447 \text{ mW}) = 105-24.585 = 80.415^{\circ}C$ Suffix 7:  $T_{Amax} = T_{Jmax} - (55^{\circ}C/W \times 447 \text{ mW}) = 125-24.585 = 100.415^{\circ}C$ 

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.



Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 100$  °C (measured according to JESD51-2), I<sub>DDmax</sub> = 20 mA, V<sub>DD</sub> = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I<sub>OL</sub> = 8 mA, V<sub>OL</sub>= 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ 

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus:  $P_{Dmax} = 134 \text{ mW}$ 

Using the values obtained in  $\ensuremath{\textit{Table}}$  68  $\ensuremath{\mathsf{T}_{Jmax}}$  is calculated as follows:

- For LQFP48, 55 °C/W
- T<sub>Jmax</sub> = 100 °C + (55 °C/W × 134 mW) = 100 °C + 7.37 °C = 107.37 °C

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Part numbering*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.



# 8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 69. Ord	dering info	orma	tion sche	me			
Example:	STM32	F	031 G	6	Т	6	х
Device family STM32 = ARM-based 32-bit microcontro	oller						
Product type F = General-purpose							
F = General-purpose Sub-family							
031 = STM32F031xx							
Pin count							
F = 20 pins							
E = 25 pins							
G = 28 pins							
K = 32 pins							
C = 48 pins							
Code size							
4 = 16 Kbytes of Flash memory							
6 = 32 Kbytes of Flash memory							
Package							
P = TSSOP					-		
U = UFQFPN							
T = LQFP							
Y = WLCSP							
Temperature range							
$6 = -40 \degree C$ to $+85 \degree C$							
7 = -40  °C to  +105  °C							
Options							

xxx = programmed parts TR = tape and reel



# 9 Revision history

### Table 70. Document revision history

Date	Revision	Changes
13-Jan-2014	1	Initial release.



Date	Revision	Changes
11-Jul-2014	2	<ul> <li>Changed the document status to Datasheet - production data.</li> <li>Updated the following: <ul> <li>Table: STM32F038x4/6 family device features and peripheral counts,</li> <li>Figure: Clock tree,</li> <li>Figure: Power supply scheme,</li> <li>Table: Peripheral current consumption.</li> </ul> </li> <li>Replaced Table Typical current consumption in Run mode, code with data processing running from Flash and Table Typical current consumption in Sleep mode, code running from Flash or RAM with Table: Typical current consumption, section, section: Pinouts and pin description and Section: Package information.</li> </ul>

Table 70. Document revision	history (	(continued)
-----------------------------	-----------	-------------



Date	Revision	Changes
28-Aug-2015	3	<ul> <li>Updated:</li> <li><i>Figure 9: STM32F031x4/x6 memory map</i>,</li> <li>AF1 alternate functions for PA0, PA1, PA2, PA3 and PA4 in Table 12: Alternate functions selected through <i>GPIOA_AFR registers for port A</i>,</li> <li>the footnote for V<sub>IN</sub> max value in <i>Table 15: Voltage characteristics</i>,</li> <li>the footnote for max V<sub>IN</sub> in <i>Table 18: General operating conditions</i></li> <li><i>Table 22: Embedded internal reference voltage with the addition of tsTART parameter</i>,</li> <li>tsTAB characteristics in <i>Table 50: ADC characteristics</i>,</li> <li>Table 53: TS characteristics: removed the min. value for tsTART parameter,</li> <li>the typical value for R parameter in <i>Table 54: VBAT monitoring characteristics</i>,</li> <li>the structure of Section 7: Package information.</li> <li>Added:</li> <li><i>Figure 33: LQFP48 marking example (package top view)</i>,</li> <li><i>Figure 36: LQFP32 marking example (package top view)</i>,</li> <li><i>Figure 42: UFQFPN32 marking example (package top view)</i>,</li> <li><i>Figure 42: UFQFPN28 marking example (package top view)</i>,</li> <li><i>Figure 48: TSSOP20 marking example (package top view)</i>,</li> <li><i>Table 1: Device summary</i>,</li> <li><i>Section 2: Description</i>,</li> <li><i>Table 1: Device summary</i>,</li> <li><i>Section 2: Description</i>,</li> <li><i>Table 1: Device summary</i>,</li> <li><i>Section 4: Pinouts and pin description:</i> addition of <i>Figure 7: WLCSP25 25-ball package ballout (bump side)</i> and update of <i>Table 11: Pin definitions</i>,</li> <li><i>Table 18: General operating conditions</i>,</li> <li><i>Section 7: Package information</i> with the addition of <i>Section 7: SWLCSP25 package information</i>,</li> <li><i>Table 18: General operating conditions</i>,</li> <li><i>Section 7: Package information</i> with the addition of <i>Section 7: SWLCSP25 package information</i>,</li> <li><i>Table 18: General operating conditions</i>,</li> <li><i>Section 7: Package thermal characteristics</i>.</li> </ul>

Table 70. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



DocID025743 Rev 3



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.