

Microprocessor Supervisory Circuits

ADM8690/ADM8691/ADM8692/ADM8693/ADM8695

FEATURES

Upgrade for ADM690 to ADM695, MAX690 to MAX695 Specified over temperature Low power consumption (0.7 mW) Precision voltage monitor Reset assertion down to 1 V V_{cc} Low switch on resistance 0.7 Ω normal, 7 Ω in backup High current drive (100 mA) Watchdog timer: 100 ms, 1.6 s, or adjustable 400 nA standby current Automatic battery backup power switching Extremely fast gating of chip enable signals (3 ns) Voltage monitor for power fail Available in TSSOP package

APPLICATIONS

Microprocessor systems Computers Controllers Intelligent instruments Automotive systems

PRODUCT HIGHLIGHTS

The ADM8690 and ADM8692 are available in 8-lead, PDIP packages and provide:

- 1. Power-on reset output during power-up, power-down, and brownout conditions. The RESET output remains operational with $V_{\rm CC}$ as low as 1 V.
- Battery backup switching for CMOS RAM, CMOS microprocessor, or other low power logic.
- 3. A reset pulse if the optional watchdog timer has not been toggled within a specified time.
- 4. A 1.3 V threshold detector for power-fail warning, low battery detection, or to monitor a power supply other than 5 V.

The ADM8691, ADM8693, and ADM8695 are available in 16-lead PDIP and small outline packages (including TSSOP) and provide three additional functions:

- 1. Write protection of CMOS RAM or EEPROM.
- 2. Adjustable reset and watchdog timeout periods.
- 3. Separate watchdog timeout, backup battery switchover, and low V_{CC} status outputs.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADM8690/ADM8692




Figure 2. ADM8691/ADM8693/ADM8695

TABLE OF CONTENTS

Features
Applications1
Product Highlights1
Functional Block Diagrams1
Revision History
General Description
Specifications4
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Circuit Information
Battery Switchover Section
Power-Fail RESET Output
Watchdog Timer RESET
Watchdog Output (WDO)12
CE Gating and RAM Write Protection (ADM8691/ADM8693/ADM8695)12
REVISION HISTORY
6/11—Rev. A to Rev. B Deleted ADM8694Throughout Updated Figure 11, Figure 12, and Figure 139 Updated Outline Dimensions18
9/06—Rev. 0 to Rev. A
Updated Format
Changes to Absolute Maximum Ratings
Updated Ordering Guide

Power-Fail Warning Comparator 1	13
Application Information1	14
Increasing the Drive Current	14
Using a Rechargeable Battery for Backup 1	14
Adding Hysteresis to the Power-Fail Comparator 1	14
Monitoring the Status of the Battery 1	14
Alternate Watchdog Input Drive Circuits 1	15
Typical Applications1	l6
ADM8690 and ADM8692 1	16
ADM8691, ADM8693, and ADM8695 1	16
RESET Output	16
Power-Fail Detector	۱7
RAM Write Protection	۱7
Watchdog Timer 1	l7
Outline Dimensions 1	18
Ordering Guide	19

2/97—Revision 0: Initial Version

GENERAL DESCRIPTION

The ADM869x family of supervisory circuits offers complete single- chip solutions for power supply monitoring and battery control functions in microprocessor systems. These functions include microprocessor reset, backup battery switchover, watchdog timer, CMOS RAM write protection, and power failure warning. The complete family provides a variety of configurations to satisfy most microprocessor system requirements.

The ADM869x family is fabricated using an advanced epitaxial CMOS process combining low power consumption (0.7 mW),

 $\frac{extremely}{RESET}$ assertion is guaranteed with V_{CC} as low as $1\ V.$ In addition, the power switching circuitry is designed for minimal voltage drop thereby permitting increased output current drive of up to $100\ mA$ without the need of an external pass transistor.

See Table 1 for a product selection guide listing the characteristics of each device in the ADM869x family. To place an order, use the Ordering Guide provided as the last section of this data sheet.

Table 1. Product Selection Guide

Part Number	Nominal Reset Time	Nominal V _{cc} Reset Threshold	Nominal Watchdog Timeout Period	Battery Backup Switching	Base Drive Ext PNP	Chip Enable Signals
ADM8690	50 ms	4.65 V	1.6 s	Yes	No	No
ADM8691	50 ms or ADJ	4.65 V	100 ms, 1.6 s, ADJ	Yes	Yes	Yes
ADM8692	50 ms	4.4 V	1.6 s	Yes	No	No
ADM8693	50 ms or ADJ	4.4 V	100 ms, 1.6 s, ADJ	Yes	Yes	Yes
ADM8695	200 ms or ADJ	4.65 V	100 ms, 1.6 s, ADJ	Yes	Yes	Yes

SPECIFICATIONS

 $\rm V_{\rm CC}$ = full operating range, $\rm V_{\rm BATT}$ = 2.8 V, $\rm T_{\rm A}$ = $\rm T_{\rm MIN}$ to $\rm T_{\rm MAX}$, unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
BATTERY BACKUP SWITCHING					
V _{CC} Operating Voltage Range					
ADM8690, ADM8691, ADM8695	4.75		5.5	V	
ADM8692, ADM8693	4.5		5.5	V	
V _{BATT} Operating Voltage Range					
ADM8690, ADM8691, ADM8695	2.0		4.25	V	
ADM8692, ADM8693	2.0		4.0	V	
V _{оит} Output Voltage	$V_{CC} - 0.005$	$V_{CC} - 0.0025$		V	I _{OUT} = 1 mA
301	V _{CC} – 0.2	V _{CC} – 0.125		V	I _{OUT} ≤ 100 mA
V _{OUT} in Battery Backup Mode	V _{BATT} - 0.005	V _{BATT} - 0.002		V	$I_{OUT} = 250 \mu A, V_{CC} < V_{BATT} - 0.2 V$
Supply Current (Excludes I _{OUT})	DALL	140	200	μΑ	$I_{OUT} = 100 \mu\text{A}$
Supply Current in Battery Backup Mode		0.4	1	μA	$V_{CC} = 0 \text{ V}, V_{BATT} = 2.8 \text{ V}$
Battery Standby Current					$5.5 \text{ V} > \text{V}_{CC} > \text{V}_{BATT} + 0.2 \text{ V}$
+ = Discharge, - = Charge	-0.1		+0.02	μΑ	T _A = 25°C
Battery Switchover Threshold		70		mV	Power-up
$V_{CC} - V_{BATT}$		50		mV	Power-down
Battery Switchover Hysteresis		20		mV	
BATT ON Output Voltage			0.3	V	I _{SINK} = 3.2 mA
BATT ON Output Short-Circuit Current		55	0.5	mA	BATT ON = V_{OUT} = 4.5 V sink current
57117 OTT GULPUT GILGUIT GUITGIT	0.5	2.5	25	μΑ	BATT ON = 0 V source current
RESET AND WATCHDOG TIMER	0.5	2.3		μ, τ	Britton ov source current
Reset Voltage Threshold					
ADM8690, ADM8691, ADM8695	4.5	4.65	4.73	V	
ADM8692, ADM8693	4.25	4.4	4.48	v	
Reset Threshold Hysteresis	7.23	40	4.40	mV	
Reset Timeout Delay		10		111.4	
ADM8690, ADM8691, ADM8692,	35	50	70	ms	OSC SEL = high
ADM8693,		30	70	1113	OSC SEE - High
ADM8695	140	200	280	ms	OSC SEL = high
Watchdog Timeout Period, Internal Oscillator	1.0	1.6	2.25	S	Long period
	70	100	140	ms	Short period
Watchdog Timeout Period, External Clock	3840	4064	4097	cycles	Long period
Waterland Himedat Ferrou, External clock	768	1011	1025	cycles	Short period
Minimum WDI Input Pulse Width	50	1011	1023	ns	$V_{II} = 0.4, V_{IH} = 3.5 \text{ V}$
RESET Output Voltage @ $V_{CC} = 1 \text{ V}$	30	4	20	mV	$I_{SINK} = 10 \mu A, V_{CC} = 1 V$
RESET, LOW LINE Output Voltage					
RESET, LOW LINE Output voltage	3.5	0.05	0.4	V	$I_{SINK} = 1.6 \text{ mA}, V_{CC} = 4.25 \text{ V}$
DECET WOO O	3.5		0.4	V	$I_{SOURCE} = 1 \mu A$
RESET, WDO Output Voltage			0.4	V	$I_{SINK} = 1.6 \text{ mA}$
	3.5			V	$I_{SOURCE} = 1 \mu A$
Output Short-Circuit Source Current	1	10	25	μΑ	
Output Short-Circuit Sink Current		25		mA	
WDI Input Threshold ¹					
Logic Low			0.8	V	
Logic High	3.5			V	
WDI Input Current		1	10	μΑ	$WDI = V_{OUT}$
	-10	-1		μΑ	WDI = 0 V

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER-FAIL DETECTOR					
PFI Input Threshold	1.25	1.3	1.35	V	$V_{CC} = 5 V$
PFI Input Current	-25	±0.01	+25	nA	
PFO Output Voltage			0.4	V	I _{SINK} = 3.2 mA
	3.5			V	I _{SOURCE} = 1 μA
PFO Short-Circuit Source Current	1	3	25	μΑ	$PFI = Iow, \overline{PFO} = 0 V$
PFO Short-Circuit Sink Current		25		mA	$PFI = high, \overline{PFO} = V_{OUT}$
CHIP ENABLE GATING					
CE _{IN} Threshold			0.8	V	V _{IL}
	3.0			V	VIH
CE _{IN} Pull-Up Current		3		μΑ	
CE _{OUT} Output Voltage			0.4	V	$I_{SINK} = 3.2 \text{ mA}$
	V _{OUT} – 1.5			V	I _{SOURCE} = 3.0 mA
	V _{OUT} - 0.05			V	$I_{SOURCE} = 1 \mu A, V_{CC} = 0 V$
CE Propagation Delay		3	7	ns	
OSCILLATOR					
OSC IN Input Current		±2		μΑ	
OSC SEL Input Pull-Up Current		5		μΑ	
OSC IN Frequency Range	0		500	kHz	OSC SEL = 0 V
OSC IN Frequency with External Capacitor		4		kHz	OSC SEL = 0 V , $C_{OSC} = 47 \text{ pF}$

 $^{^1}$ WDI is a three-level input that is internally biased to 38% of V_{CC} and has an input impedance of approximately 5 M $\!\Omega_{\!c}$

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

1 autc 3.	
Parameter	Rating
V _{cc}	-0.3 V to +6 V
V_{BATT}	-0.3 V to +6 V
All Other Inputs	$-0.3 \text{ V to V}_{\text{OUT}} + 0.5 \text{ V}$
Input Current	
V_{cc}	200 mA
V_{BATT}	50 mA
GND	20 mA
Digital Output Current	20 mA
Power Dissipation, N-8 PDIP	400 mW
θ_{JA} Thermal Impedance	120°C/W
Power Dissipation, R-8 SOIC	400 mW
θ_{JA} Thermal Impedance	120°C/W
Power Dissipation, N-16 PDIP	600 mW
θ_{JA} Thermal Impedance	135°C/W
Power Dissipation, RU-16 TSSOP	600 mW
θ_{JA} Thermal Impedance	158°C/W
Power Dissipation, R-16 SOIC_N	600 mW
θ_{JA} Thermal Impedance	110°C/W
Power Dissipation, RW-16 SOIC_W	600 mW
θ_{JA} Thermal Impedance	73°C/W
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Storage Temperature Range	−65°C to +150°C
<u> </u>	·


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Pin Configuration

16 RESET 15 RESET V_{OUT} 2 ADM8691/ 14 WDO ADM8693/ GND 4 13 CE_{IN} ADM8695 12 CE_{OUT} BATT ON 5 TOP VIEW LOW LINE 6 11 WDI OSC IN 7 10 PFO OSC SEL 8

Figure 4. ADM8691, ADM8693, and ADM8695 Pin Configuration

Table 4. Pin Function Descriptions

Mnemonic	Function Descriptions Function
V _{CC}	Power Supply Input. 5 V nominal.
V _{CC} V _{BATT}	Backup Battery Input.
V _{OUT}	Output Voltage. V_{CC} or V_{BATT} is internally switched to V_{OUT} , depending on which is at the highest potential. V_{OUT} can supply up to 100 mA to power CMOS RAM. Connect V_{OUT} to V_{CC} if V_{OUT} and V_{BATT} are not used.
GND	Ground. This is the 0 V ground reference for all signals.
RESET	Logic Output. RESET goes low if V _{CC} falls below the reset threshold, or the watchdog timer is not serviced within its timeout period. The reset threshold is typically 4.65 V for the ADM8690/ADM8691/ADM8695 and 4.4 V for the ADM8692 and ADM8693. RESET remains low for 50 ms (ADM8690/ADM8691/ADM8692/ADM8693) or 200 ms (ADM8695) after V _{CC} returns above the threshold. RESET also goes low for 50 ms (ADM8690/ADM8691/ADM8692/ADM8693) or 200 ms (ADM8695) if the watchdog timer is enabled but not serviced within its timeout period. The RESET pulse width can be adjusted on the ADM8691/ADM8693/ADM8695, as shown in Table 5. The RESET output has an internal 3 μA pull-up, and can either connect to an open collector reset bus or directly drive a CMOS gate without an external pull-up resistor.
WDI	Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The timer resets with each transition on the WDI line. The watchdog timer can be disabled if WDI is left floating or is driven to midsupply.
PFI	Power-Fail Input. PFI is the noninverting input to the power-fail comparator. When PFI is less than 1.3 V, PFO goes low. Connect PFI to GND or V _{OLIT} when not used.
PFO	Power-Fail Output. \overline{PFO} is the output of the power-fail comparator. It goes low when PFI is less than 1.3 V. The comparator is turned off and \overline{PFO} goes low when V_{CC} is below V_{RATT} .
\overline{CE}_{IN}	Logic Input. The input to the $\overline{\text{CE}}$ gating circuit. When not in use, connect this pin to GND or V_{OUT} .
CE _{OUT}	Logic Output. \overline{CE}_{OUT} is a gated version of the \overline{CE}_{IN} signal. \overline{CE}_{OUT} tracks \overline{CE}_{IN} when V_{CC} is above the reset threshold. If V_{CC} is below the reset threshold, \overline{CE}_{OUT} is forced high. See Figure 21 and Figure 22.
BATT ON	Logic Output. BATT ON goes high when V_{OUT} is internally switched to the V_{BATT} input. It goes low when V_{OUT} is internally switched to V_{CC} . The output typically sinks 35 mA and can directly drive the base of an external PNP transistor to increase the output current above the 100 mA rating of V_{OUT} .
LOW LINE	Logic Output. $\overline{\text{LOW LINE}}$ goes low when V_{CC} falls below the reset threshold. It returns high as soon as V_{CC} rises above the reset threshold.
RESET	Logic Output. RESET is an active high output. It is the inverse of RESET.
OSC SEL	Logic Oscillator Select Input. When OSC SEL is unconnected (floating) or driven high, the internal oscillator sets the reset active time and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3 µA internal pull-up (see Table 5).
OSC IN	Oscillator Logic Input. With OSC SEL low, OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND. This sets both the reset active pulse timing and the watchdog timeout period (see Table 5 and Figure 17, Figure 18, Figure 19, and Figure 20). With OSC SEL high or floating, the internal oscillator is enabled and the reset active time is fixed at 50 ms typical (ADM8691/ADM8693) or 200 ms typical (ADM8695). In this mode, the OSC IN pin selects between fast (100 ms) and slow (1.6 s) watchdog timeout periods. In both modes, the timeout period immediately after a reset is 1.6 s typical.
WDO	Logic Output. The watchdog output, WDO, goes low if WDI remains either high or low for longer than the watchdog timeout period. WDO is set high by the next transition at WDI. If WDI is unconnected or at midsupply, the watchdog timer is disabled and WDO remains high. WDO also goes high when LOW LINE goes low.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. V_{OUT} vs. I_{OUT} Normal Operation




Figure 6. V_{OUT} vs. I_{OUT} Battery Backup




Figure 7. Reset Output Voltage vs. Supply Voltage




Figure 8. PFI Input Threshold vs. Temperature




Figure 9. Reset Active Time vs. Temperature




Figure 10. Reset Voltage Threshold vs. Temperature




Figure 11. Power-Fail Comparator Response Time Falling




Figure 12. Power-Fail Comparator Response Time Rising




Figure 13. Power-Fail Comparator Response Time with Pull-Up Resistor

CIRCUIT INFORMATION

BATTERY SWITCHOVER SECTION

The battery switchover circuit compares $V_{\rm CC}$ to the $V_{\rm BATT}$ input, and connects $V_{\rm OUT}$ to whichever is higher. Switchover occurs when $V_{\rm CC}$ is 50 mV higher than $V_{\rm BATT}$ as $V_{\rm CC}$ falls, and when $V_{\rm CC}$ is 70 mV greater than $V_{\rm BATT}$ as $V_{\rm CC}$ rises. This 20 mV of hysteresis prevents repeated rapid switching if $V_{\rm CC}$ falls very slowly or remains nearly equal to the battery voltage.




Figure 14. Battery Switchover Schematic

During normal operation, with $V_{\rm CC}$ higher than $V_{\rm BATT},\,V_{\rm CC}$ is internally switched to $V_{\rm OUT}$ through an internal PMOS transistor switch. This switch has a typical on resistance of $0.7~\Omega$ and can supply up to 100~mA at the $V_{\rm OUT}$ terminal. $V_{\rm OUT}$ is normally used to drive a RAM memory bank, requiring instantaneous currents of greater than 100~mA. If this is the case, a bypass capacitor should be connected to $V_{\rm OUT}$. The capacitor provides the peak current transients to the RAM. A capacitance value of $0.1~\mu F$ or greater can be used.

If the continuous output current requirement at $V_{\rm OUT}$ exceeds 100 mA, or if a lower $V_{\rm CC}-V_{\rm OUT}$ voltage differential is desired, an external PNP pass transistor can be connected in parallel with the internal transistor. The BATT ON output (ADM8691/ADM8693/ADM8695) can directly drive the base of the external transistor.

A 7 Ω MOSFET switch connects the V_{BATT} input to V_{OUT} during battery backup. This MOSFET has very low input-to-output differential (dropout voltage) at the low current levels required for battery back up of CMOS RAM or other low power CMOS circuitry. The supply current in battery back up is typically 0.4 $\mu\text{A}.$

The ADM8690/ADM8691/ADM8695 operate with battery voltages from 2.0 V to 4.25 V, and the ADM8692/ ADM8693 operate with battery voltages from 2.0 V to 4.0 V. High value capacitors, either standard electrolytic or the faradsize, double-layer capacitors, can also be used for short-term memory backup. A small charging current of typically 10 nA (0.1 μA maximum) flows out of the V_{BATT} terminal. This current is useful for maintaining rechargeable batteries in a fully

charged condition. This extends the life of the backup battery by compensating for its self-discharge current. Also note that this current poses no problem when lithium batteries are used for backup because the maximum charging current (0.1 μ A) is safe for even the smallest lithium cells.

If the battery switchover section is not used, V_{BATT} should be connected to GND and V_{OUT} should be connected to V_{CC} .

POWER-FAIL RESET OUTPUT

RESET is an active low output that provides a RESET signal to the microprocessor whenever $V_{\rm CC}$ is at an invalid level. When $V_{\rm CC}$ falls below the reset threshold, the RESET output is forced low. The nominal reset voltage threshold is 4.65 V (ADM8690/ADM8691/ADM8695) or 4.4 V (ADM8692/ADM8693).




Figure 15. Power-Fail Reset Timing

On power-up, \overline{RESET} remains low for 50 ms (200 ms for ADM8695) after V_{CC} rises above the appropriate reset threshold. This allows time for the power supply and microprocessor to stabilize. On power-down, the \overline{RESET} output remains low with V_{CC} as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition.

This RESET active time is adjustable on the ADM8691/ADM8693/ADM8695 by using an external oscillator or by connecting an external capacitor to the OSC IN pin. Refer to Table 5 and Figure 17, Figure 18, Figure 19, and Figure 20.


The guaranteed minimum and maximum thresholds of the ADM8690/ADM8691/ADM8695 are 4.5 V and 4.73 V, and the guaranteed thresholds of the ADM8692/ADM8693 are 4.25 V and 4.48 V. The ADM8690/ADM8691/ADM8695 are, therefore, compatible with 5 V supplies with a +10%, –5% tolerance and the ADM8692/ADM8693 are compatible with 5 V \pm 10% supplies. The reset threshold comparator has approximately 50 mV of hysteresis. The response time of the reset voltage comparator is less than1 μs . If glitches are present on the $V_{\rm CC}$ line that could cause spurious reset pulses, $V_{\rm CC}$ should be decoupled close to the device.

In addition to $\overline{\text{RESET}}$, the ADM8691/ADM8693/ADM8695 contain an active high RESET output. This is the complement of $\overline{\text{RESET}}$ and is intended for processors requiring an active high reset signal.

WATCHDOG TIMER RESET

The watchdog timer circuit monitors the activity of the microprocessor to check that it is not stalled in an indefinite loop. An output line on the processor is used to toggle the watchdog input (WDI) line. If this line is not toggled within the selected timeout period, a RESET pulse is generated. The nominal watchdog timeout period is preset at 1.6 seconds on the ADM8690 and ADM8692. The ADM8691/ADM8693/ADM8695 can be configured for either a fixed short 100 ms, or a long 1.6 second timeout period, or for an adjustable timeout period. If the short period is selected, some systems are unable to service the watchdog timer immediately after a reset, so the ADM8691/ ADM8693/ADM8695 automatically select the long timeout period directly after a reset is issued. The watchdog timer is restarted at the end of reset, whether the reset was caused by lack of activity on WDI or by V_{CC} falling below the reset threshold.

The normal (short) timeout period becomes effective following the first transition of WDI after RESET has gone inactive. The watchdog timeout period restarts with each transition on the WDI pin. To ensure that the watchdog timer does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at, or less than, the minimum timeout period. If WDI remains permanently either high or low, reset pulses are issued after each long (1.6 s) timeout period. The watchdog monitor can be deactivated by floating the watchdog input (WDI) or by connecting it to midsupply.



 $\overset{\cdot}{t_2}$ = NORMAL (SHORT) WATCHDOG TIMEOUT PERIOD t_3 = WATCHDOG TIMEOUT PERIOD IMMEDIATELY FOLLOWING A RESET

Figure 16. Watchdog Timeout Period and Reset Active Time

Table 5. ADM8691, ADM8693, ADM8695 Reset Pulse Width and Watchdog Timeout Selections

		Watchdo	g Timeout Period	Reset Active Period		
OSC SEL	OSC IN	Normal	Immediately After Reset	ADM8691/ADM8693	ADM8695	
Low ¹	External clock input	1024 CLKs	4096 CLKs	512 CLKs	2048 CLKs	
Low ¹	External capacitor	400 ms × C/47 pF	1.6 s × C/47 pF	200 ms × C/47 pF	520 ms × C/47 pF	
Floating or high	Low	100 ms	1.6 s	50 ms	200 ms	
Floating or high	Floating or high	1.6 s	1.6 s	50 ms	200 ms	


¹ With the OSC SEL pin low, OSC IN can be driven by an external clock signal, or an external capacitor (C) can be connected between OSC IN and GND. The nominal internal oscillator frequency is 10.24 kHz. The nominal oscillator frequency with external capacitor is: F_{OSC} (Hz) = 184,000/C (pF).

On the ADM8690/ADM8692 the watchdog timeout period is fixed at 1.6 seconds and the reset pulse width is fixed at 50 ms. The ADM8691/ADM8693/ADM8695 allow these times to be adjusted, as shown in Table 5. Figure 17, Figure 18, Figure 19, and Figure 20 show the various oscillator configurations that can be used to adjust the reset pulse width and watchdog timeout period.

The internal oscillator is enabled when OSC SEL is high or floating. In this mode, OSC IN selects between the 1.6 second and 100 ms watchdog timeout periods. With OSC IN connected high or floating, the 1.6 second timeout period is selected; and with it connected low, the 100 ms timeout period is selected. In either case, the timeout period is 1.6 seconds immediately after a reset. This gives the microprocessor time to reinitialize the system. If OSC IN is low, the 100 ms watchdog period becomes effective after the first transition of WDI. The software should be written such that the input/output port driving WDI is left in its power-up reset state until the initialization routines are completed and the microprocessor is able to toggle WDI at the minimum watchdog timeout period of 70 ms.

WATCHDOG OUTPUT (WDO)

The Watchdog Output WDO (ADM8691/ADM8693/ADM8695) provides a status output that goes low if the watchdog timer times out and remains low until set high by the next transition on the watchdog input. WDO is also set high when V_{CC} goes below the reset threshold.






Figure 18. External Capacitor




Figure 19. Internal Oscillator (1.6 Second Watchdog)





Figure 20. Internal Oscillator (100 ms Watchdog)

CE GATING AND RAM WRITE PROTECTION (ADM8691/ADM8693/ADM8695)

The ADM8691/ADM8693/ADM8695 products include memory protection circuitry that ensures the integrity of data in memory by preventing write operations when $V_{\text{\tiny CC}}$ is at an invalid level. There are two additional pins (CE_{IN} and CE_{OUT}) that can be used to control the chip enable or write inputs of CMOS RAM. When V_{CC} is present, \overline{CE}_{OUT} is a buffered replica of CE_{IN} , with a 3 ns propagation delay. When V_{CC} falls below the reset voltage threshold or $\boldsymbol{V}_{\text{BATT}}$, an internal gate forces $\boldsymbol{CE}_{\text{OUT}}$ high, independent of CE_{IN}.

 $\overline{\text{CE}}_{\text{OUT}}$ typically drives the $\overline{\text{CE}}$, $\overline{\text{CS}}$, or write input of battery backed up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when V_{CC} is at an invalid level. Similar protection of EEPROMs can be achieved using the CE_{OUT} to drive the store or write inputs.



V1 = RESET VOLTAGE THRESHOLD LOW V2 = RESET VOLTAGE THRESHOLD HIGH HYSTERESIS = V2-V1

Figure 22. Chip Enable Timing

= RESET TIME

POWER-FAIL WARNING COMPARATOR

An additional comparator is provided for early warning of failure in the microprocessor power supply. The power-fail input (PFI) is compared to an internal 1.3 V reference. The power-fail output (\overline{PFO}) goes low when the voltage at PFI is less than 1.3 V. Typically, PFI is driven by an external voltage divider that senses either the unregulated dc input to the system 5 V regulator or the regulated 5 V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.3 V several milliseconds before the 5 V power supply falls below the reset threshold. \overline{PFO} is normally used to interrupt the microprocessor so that data can be stored in RAM and the shutdown procedure executed before power is lost.




Figure 23. Power-Fail Comparator

Table 6. Input and Output Status in Battery Backup Mode

Signal	Status
V _{OUT}	V_{OUT} is connected to V_{BATT} via an internal PMOS switch.
RESET	Logic low.
RESET	Logic high. The open-circuit output voltage is equal to V _{OUT} .
LOW LINE	Logic low.
BATT ON	Logic high. The open-circuit voltage is equal to V_{OUT} .
WDI	WDI is ignored. It is internally disconnected from the internal pull-up resistor and does not source or sink current as long as its input voltage is between GND and V_{OUT} . The input voltage does not affect supply current.
WDO	Logic high. The open circuit voltage is equal to V _{OUT} .
PFI	The power-fail comparator is turned off and has no effect on the power-fail output.
PFO	Logic low.
CE _{IN}	$\overline{\text{CE}}_{\text{IN}}$ is ignored. It is internally disconnected from its internal pull-up and does not source or sink current as long as its input voltage is between GND and V_{OUT} . The input voltage does not affect supply current.
CE _{OUT}	Logic high. The open circuit voltage is equal to V_{OUT} .
OSC IN	OSC IN is ignored.
OSC SEL	OSC SEL is ignored.

APPLICATION INFORMATION

INCREASING THE DRIVE CURRENT

If the continuous output current requirements at $V_{\rm OUT}$ exceed 100 mA, or if a lower $V_{\rm CC}$ – $V_{\rm OUT}$ voltage differential is desired, an external PNP pass transistor can be connected in parallel with the internal transistor. The BATT ON output (ADM8691/ADM8693/ADM8695) can directly drive the base of the external transistor.




Figure 24. Increasing the Drive Current

USING A RECHARGEABLE BATTERY FOR BACKUP

If a capacitor or a rechargeable battery is used for backup then the charging resistor should be connected to V_{OUT} because this eliminates the discharge path that would exist during power-down if the resistor is connected to $V_{\text{CC}}. \label{eq:connected}$




Figure 25. Rechargeable Battery

ADDING HYSTERESIS TO THE POWER-FAIL COMPARATOR

For increased noise immunity, hysteresis can be added to the power-fail comparator. Because the comparator circuit is noninverting, hysteresis can be added simply by connecting a resistor between the $\overline{\text{PFO}}$ output and the PFI input as shown in Figure 26. When $\overline{\text{PFO}}$ is low, Resistor R₃ sinks current from the summing junction at the PFI pin. When $\overline{\text{PFO}}$ is high, the series combination of R3 and R4 sources current into the PFI summing junction. This results in differing trip levels for the comparator.




Figure 26. Adding Hysteresis to the Power-Fail Comparator

MONITORING THE STATUS OF THE BATTERY

The power-fail comparator can be used to monitor the status of the backup battery instead of the power supply, if desired. This is shown in Figure 27. The PFI input samples the battery voltage and generates an active low \overline{PFO} signal when the battery voltage drops below a chosen threshold. It can be necessary to apply a test load to determine the loaded battery voltage. This is done under processor control using \overline{CE}_{OUT} . Because \overline{CE}_{OUT} is forced high during the battery backup mode, the test load is not applied to the battery while it is in use, even if the microprocessor is not powered.




Figure 27. Monitoring the Battery Status

ALTERNATE WATCHDOG INPUT DRIVE CIRCUITS

The watchdog feature can be enabled and disabled under program control by driving WDI with a three-state buffer (see Figure 28). When three-stated, the WDI input floats, thereby disabling the watchdog timer.




Figure 28. Programming the Watchdog Input

This circuit is not entirely foolproof, and it is possible for a software fault to erroneously three-state the buffer preventing the ADM869x from detecting that the microprocessor is no longer operating correctly. In most cases, a better method is to extend the watchdog period rather than disable the watchdog.

This can be done under program control using the circuit shown in Figure 29. When the control input is high, the OSC SEL pin is low and the watchdog timeout is set by the external capacitor. A 0.01 μF capacitor sets a watchdog timeout delay of 100 seconds. When the control input is low, the OSC SEL pin is driven high, selecting the internal oscillator. The 100 ms or the 1.6 s period is chosen, depending on which diode is used, as shown in Figure 29. With D1 inserted, the internal timeout is set at 1.6 seconds.




Figure 29. Programming the Watchdog Input

TYPICAL APPLICATIONS

ADM8690 AND ADM8692

Figure 30 shows the ADM8690/ADM8692 in a typical power monitoring, battery backup application. V_{OUT} powers the CMOS RAM. Under normal operating conditions with V_{CC} present, V_{OUT} is internally connected to V_{CC} . If a power failure occurs, V_{CC} decays and V_{OUT} is switched to V_{BATT} , thereby maintaining power for the CMOS RAM. A RESET pulse is also generated when V_{CC} falls below 4.65 V for the ADM8690 or 4.4 V for the ADM8692. RESET remains low for 50 ms after V_{CC} returns to 5 V.

The watchdog timer input (WDI) monitors an input/output line from the microprocessor system. This line must be toggled once every 1.6 seconds to verify correct software execution. Failure to toggle the line indicates that the microprocessor system is not correctly executing its program and can be tied up in an endless loop. If this happens, a reset pulse is generated to initialize the microprocessor.

If the watchdog timer is not needed, the WDI input should be left floating.

The power-fail input, PFI, monitors the input power supply via a resistive divider network. The voltage on the PFI input is compared with a precision 1.3 V internal reference. If the input voltage drops below 1.3 V, a power-fail output (\overline{PFO}) signal is generated. This warns of an impending power failure and can be used to interrupt the processor so that the system can be shut down in an orderly fashion. The resistors in the sensing network are ratioed to give the desired power-fail threshold voltage (V_T).

$$V_T = (1.3 \ R1/R2) + 1.3 \ V$$

$$R1/R2 = (V_T/1.3) - 1$$

$$V_{CC}$$

$$V_{CC}$$

$$V_{OUT}$$

$$ADM8690/$$

$$ADM8690/$$

$$ADM8692$$

$$V_{BATT}$$

$$RESET$$

$$V_{BATT}$$

$$RESET$$

$$V_{BATT}$$

$$RESET$$

$$RESET$$

$$V_{BATT}$$

$$RESET$$

$$V_{BATT}$$

$$RESET$$

$$V_{BATT}$$

$$RESET$$

$$V_{BATT}$$

$$V_$$

Figure 30. ADM8690/ADM8692 Typical Application Circuit A

Figure 31 shows a similar application, but in this case the PFI input monitors the unregulated input to the 7805 voltage regulator. This gives an earlier warning of an impending power failure. It is useful with processors operating at low speeds or where there are a significant number of housekeeping tasks to be completed before the power is lost.




Figure 31. ADM8690/ADM8692 Typical Application Circuit B

ADM8691, ADM8693, AND ADM8695

A typical connection for the ADM8691/ADM8693/ADM8695 is shown in Figure 32. CMOS RAM is powered from $V_{\rm OUT}.$ When 5 V power is present, this is routed to $V_{\rm OUT}.$ If $V_{\rm CC}$ fails, $V_{\rm BATT}$ is routed to $V_{\rm OUT}.$ $V_{\rm OUT}$ can supply up to 100 mA from $V_{\rm CC}$, but if more current is required, an external PNP transistor can be added. When $V_{\rm CC}$ is higher than $V_{\rm BATT},$ the BATT ON output goes low, providing up to 25 mA of base drive for the external transistor. A 0.1 μF capacitor is connected to $V_{\rm OUT}$ to supply the transient currents for CMOS RAM. When $V_{\rm CC}$ is lower than $V_{\rm BATT},$ an internal 20 Ω MOSFET connects the backup battery to $V_{\rm OUT}.$




Figure 32. ADM8691/ADM8693/ADM8695 Typical Application

RESET OUTPUT

The internal voltage detector monitors $V_{\rm CC}$ and generates a RESET output to hold the microprocessor reset line low when $V_{\rm CC}$ is below 4.65 V (4.4 V for ADM8693). An internal timer holds RESET low for 50 ms (200 ms for the ADM8695) after $V_{\rm CC}$ rises above 4.65 V (4.4 V for the ADM8693). This prevents repeated toggling of RESET, even if the 5 V power drops out and recovers with each power line cycle.

The crystal oscillator normally used to generate the clock for microprocessors can take several milliseconds to stabilize. Because most microprocessors need several clock cycles to reset, RESET must be held low until the microprocessor clock oscillator has started. The power-up RESET pulse lasts 50 ms

(200 ms for the ADM8695) to allow for this oscillator start-up time. If a different reset pulse width is required, a capacitor should be connected to OSC IN, or an external clock can be used. Refer to Table 5 and Figure 17, Figure 18, Figure 19, and Figure 20. The manual reset switch and the 0.1 μF capacitor connected to the reset line can be omitted if a manual reset is not needed. An inverted, active high, RESET output is also available.

POWER-FAIL DETECTOR

The 5 V $V_{\rm CC}$ power line is monitored via a resistive potential divider connected to the power-fail input (PFI). When the voltage at PFI falls below 1.3 V, the power-fail output (PFO) drives the processor's NMI input low. If, for example, a power-fail threshold of 4.8 V is set with Resistor $R_{\rm l}$ and Resistor $R_{\rm 2}$, the microprocessor has the time when $V_{\rm CC}$ falls from 4.8 V to 4.65 V to save data into RAM. An earlier power-fail warning can be generated if the unregulated dc input to the 5 V regulator is available for monitoring. This allows more time for microprocessor housekeeping tasks to be completed before power is lost.

RAM WRITE PROTECTION

The ADM8691/ADM8693/ADM8695 \overline{CE}_{OUT} line drives the chip select inputs of the CMOS RAM. \overline{CE}_{OUT} follows \overline{CE}_{IN} as long as V_{CC} is above the 4.65 V (4.4 V for the ADM8693) reset threshold.

If V_{CC} falls below the reset threshold, \overline{CE}_{OUT} goes high, independent of the logic level at \overline{CE}_{IN} . This prevents the

microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts, and momentary power interruptions.


WATCHDOG TIMER

The microprocessor drives the watchdog input (WDI) with an input/output line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6 seconds to verify proper software execution. If a hardware or software failure occurs such that WDI is not toggled, the ADM8691/ADM8693 issues a 50 ms (200 ms for the ADM8695) RESET pulse after 1.6 seconds. This typically restarts the microprocessor power-up routine. A new RESET pulse is issued every 1.6 seconds until WDI is again strobed. If a different watchdog timeout period is required, a capacitor should be connected to OSC IN or an external clock can be used. Refer to Table 5 and Figure 17, Figure 18, Figure 19, and Figure 20.

The watchdog output (\overline{WDO}) goes low if the watchdog timer is not serviced within its timeout period. Once \overline{WDO} goes low, it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected.

The RESET output has an internal 3 μA pull-up and can either connect to an open collector reset bus or directly drive a CMOS gate without an external pull-up resistor.

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 33. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)


Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-001-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 34. 16-Lead Plastic Dual In-Line Package [PDIP] (N-16)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 36. 16-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

Rev. B | Page 18 of 20




Figure 37. 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-16) Dimensions shown in millimeters and (inches)




Figure 38. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADM8690AN	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
ADM8690ANZ	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
ADM8690ARN	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8690ARN-REEL	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8690ARNZ	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8691ANZ	−40°C to +85°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
ADM8691ARN	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARN-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARNZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8691ARW	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARW-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARWZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8691ARU	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8691ARU-REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8691ARUZ	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8692ARNZ	−40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM8693AN	−40°C to +85°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
ADM8693ANZ	-40°C to +85°C	16-Lead Plastic Dual In-Line Package [PDIP]	N-16
ADM8693ARN	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8693ARN-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8693ARNZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_N]	R-16
ADM8693ARW	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8693ARW-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8693ARWZ	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8693ARU-REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8693ARUZ	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADM8695ARW	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8695ARW-REEL	-40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
ADM8695ARWZ	−40°C to +85°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16

 $^{^{1}}$ Z = RoHS Compliant Part.

ADM8690,	/ADM8691/	/ADM8692/	ADM8693/	ADM8695

NOTES





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.