

IS61NLP102436A/IS61NVP102436A IS61NLP204818A/IS61NVP204818A



1Mb x 36 and 2Mb x 18

FEBRUARY 2012

36Mb, PIPELINE 'NO WAIT' STATE BUS SRAM

FEATURES

- 100 percent bus utilization
- No wait cycles between Read and Write
- Internal self-timed write cycle
- Individual Byte Write Control
- Single R/W (Read/Write) control pin
- Clock controlled, registered address, data and control
- Interleaved or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Power Down mode
- Common data inputs and data outputs
- $\overline{\text{CKE}}$ pin to enable clock and suspend operation
- JEDEC 100-pin TQFP package
- Power supply:
NVP: $V_{\text{DD}} 2.5\text{V} (\pm 5\%)$, $V_{\text{DDQ}} 2.5\text{V} (\pm 5\%)$
NLP: $V_{\text{DD}} 3.3\text{V} (\pm 5\%)$, $V_{\text{DDQ}} 3.3\text{V}/2.5\text{V} (\pm 5\%)$
- Industrial temperature available
- Lead-free available

DESCRIPTION

The 36 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 1M words by 36 bits and 2M words by 18 bits, fabricated with ISSI's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.

All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, $\overline{\text{CKE}}$ is HIGH. In this state the internal device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when $\overline{\text{WE}}$ is LOW. Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

FAST ACCESS TIME


Symbol	Parameter	-200	-166	Units
t_{KQ}	Clock Access Time	3.1	3.5	ns
t_{Kc}	Cycle Time	5	6	ns
	Frequency	200	166	MHz

Copyright © 2012 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

BLOCK DIAGRAM



PIN CONFIGURATION
100-Pin TQFP




PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must be tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADV	Synchronous Burst Address Advance
BWA-BWd	Synchronous Byte Write Enable
WE	Write Enable
CKE	Clock Enable
Vss	Ground for Core
NC	Not Connected

CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
DQPd-DQPd	Parity Data I/O
MODE	Burst Sequence Selection
Vdd	+3.3V/2.5V Power Supply
Vss	Ground for output Buffer
VDDQ	Isolated Output Buffer Supply: +3.3V/2.5V
ZZ	Snooze Enable

STATE DIAGRAM



SYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation	Address Used	\overline{CE}	CE2	$\overline{CE2}$	ADV	\overline{WE}	$\overline{BW_x}$	\overline{OE}	\overline{CKE}	CLK
Not Selected	N/A	H	X	X	L	X	X	X	L	↑
Not Selected	N/A	X	L	X	L	X	X	X	L	↑
Not Selected	N/A	X	X	H	L	X	X	X	L	↑
Not Selected Continue	N/A	X	X	X	H	X	X	X	L	↑
Begin Burst Read	External Address	L	H	L	L	H	X	L	L	↑
Continue Burst Read	Next Address	X	X	X	H	X	X	L	L	↑
NOP/Dummy Read	External Address	L	H	L	L	H	X	H	L	↑
Dummy Read	Next Address	X	X	X	H	X	X	H	L	↑
Begin Burst Write	External Address	L	H	L	L	L	L	X	L	↑
Continue Burst Write	Next Address	X	X	X	H	X	L	X	L	↑
NOP/Write Abort	N/A	L	H	L	L	L	H	X	L	↑
Write Abort	Next Address	X	X	X	H	X	H	X	L	↑
Ignore Clock	Current Address	X	X	X	X	X	X	X	H	↑

Notes:

1. "X" means don't care.
2. The rising edge of clock is symbolized by ↑
3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
4. $\overline{WE} = L$ means Write operation in Write Truth Table.
 $\overline{WE} = H$ means Read operation in Write Truth Table.
5. Operation finally depends on status of asynchronous pins (\overline{ZZ} and \overline{OE}).

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation	ZZ	\overline{OE}	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes:

1. X means "Don't Care".
2. For write cycles following read cycles, the output buffers must be disabled with \overline{OE} , otherwise data bus contention will occur.
3. Sleep Mode means power Sleep Mode where stand-by current does not depend on cycle time.
4. Deselected means power Sleep Mode where stand-by current depends on cycle time.

WRITE TRUTH TABLE (x18)

Operation	\overline{WE}	\overline{BWA}	\overline{BWb}
READ	H	X	X
WRITE BYTE a	L	L	H
WRITE BYTE b	L	H	L
WRITE ALL BYTES	L	L	L
WRITE ABORT/NOP	L	H	H

Notes:

1. X means "Don't Care".
2. All inputs in this table must be setup and hold time around the rising edge of CLK.

WRITE TRUTH TABLE (x36)

Operation	\overline{WE}	\overline{BWA}	\overline{BWb}	\overline{BWC}	\overline{BWD}
READ	H	X	X	X	X
WRITE BYTE a	L	L	H	H	H
WRITE BYTE b	L	H	L	H	H
WRITE BYTE c	L	H	H	L	H
WRITE BYTE d	L	H	H	H	L
WRITE ALL BYTES	L	L	L	L	L
WRITE ABORT/NOP	L	H	H	H	H


Notes:

1. X means "Don't Care".
2. All inputs in this table must be setup and hold time around the rising edge of CLK.

INTERLEAVED BURST ADDRESS TABLE (MODE = V_{DD} or NC)

External Address	1st Burst Address	2nd Burst Address	3rd Burst Address
A1 A0	A1 A0	A1 A0	A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = V_{SS})



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
P _D	Power Dissipation	1.6	W
I _{OUT}	Output Current (per I/O)	100	mA
V _{IN} , V _{OUT}	Voltage Relative to V _{SS} for I/O Pins	-0.5 to V _{DDQ} + 0.3	V
V _{IN}	Voltage Relative to V _{SS} for Address and Control Inputs	-0.3 to 4.6	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE (IS61NLPx)

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V ± 5%	3.3V / 2.5V ± 5%
Industrial	-40°C to +85°C	3.3V ± 5%	3.3V / 2.5V ± 5%

OPERATING RANGE (IS61NVPx)

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	2.5V ± 5%	2.5V ± 5%
Industrial	-40°C to +85°C	2.5V ± 5%	2.5V ± 5%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	3.3V		2.5V		Unit
			Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA (3.3V) I _{OH} = -1.0 mA (2.5V)	2.4	—	2.0	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA (3.3V) I _{OL} = 1.0 mA (2.5V)	—	0.4	—	0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{DD} + 0.3	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.8	-0.3	0.7	V
I _{LI}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{DD} ⁽¹⁾	-5	5	-5	5	μA
I _{LO}	Output Leakage Current	V _{SS} ≤ V _{OUT} ≤ V _{DDQ} , $\overline{OE} = V_{IH}$	-5	5	-5	5	μA

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Temp. range	-200 MAX		-166 MAX		Unit
				x18	x36	x18	x36	
I _{CC}	AC Operating Supply Current	Device Selected, $\overline{OE} = V_{IH}$, ZZ ≤ V _{IL} , All Inputs ≤ 0.2V or ≥ V _{DD} - 0.2V, Cycle Time ≥ t _{CC} min.	Com. Ind. typ. ⁽²⁾	450 475 390	450 475	400 450 340	400 450	mA
I _{SB}	Standby Current TTL Input	Device Deselected, V _{DD} = Max., All Inputs ≤ V _{IL} or ≥ V _{IH} , ZZ ≤ V _{IL} , f = Max.	Com. Ind.	260 270	260 270	250 260	250 260	mA
I _{SBI}	Standby Current CMOS Input	Device Deselected, V _{DD} = Max., V _{IN} ≤ V _{SS} + 0.2V or ≥ V _{DD} - 0.2V f = 0	Com. Ind. typ. ⁽²⁾	105 110 30	105 110	105 110 30	105 110	mA

Note:

- MODE pin has an internal pullup and should be tied to V_{DD} or V_{SS}. It exhibits ±100μA maximum leakage current when tied to ≤ V_{SS} + 0.2V or ≥ V_{DD} - 0.2V.
- Typical values are measured at V_{CC} = 3.3V, T_A = 25°C and not 100% tested.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

3.3V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

3.3V I/O OUTPUT LOAD EQUIVALENT




Figure 1




Figure 2

2.5V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 3 and 4

2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 3




Figure 4

READ/WRITE CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-200		-166		Unit
		Min.	Max.	Min.	Max.	
fmax	Clock Frequency	—	200	—	166	MHz
t _{κC}	Cycle Time	5	—	6	—	ns
t _{κH}	Clock High Time	2	—	2.5	—	ns
t _{κL}	Clock Low Time	2	—	2.5	—	ns
t _{κQ}	Clock Access Time	—	3.1	—	3.5	ns
t _{κQX⁽²⁾}	Clock High to Output Invalid	1.5	—	1.5	—	ns
t _{κQLZ^(2,3)}	Clock High to Output Low-Z	1	—	1	—	ns
t _{κQHZ^(2,3)}	Clock High to Output High-Z	—	3.0	—	3.4	ns
t _{OEQ}	Output Enable to Output Valid	—	3.1	—	3.5	ns
t _{OE^(2,3)LZ}	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OE^(2,3)HZ}	Output Disable to Output High-Z	—	3.0	—	3.4	ns
t _{AS}	Address Setup Time	1.4	—	1.5	—	ns
t _{WS}	Read/Write Setup Time	1.4	—	1.5	—	ns
t _{CES}	Chip Enable Setup Time	1.4	—	1.5	—	ns
t _{SE}	Clock Enable Setup Time	1.4	—	1.5	—	ns
t _{ADVS}	Address Advance Setup Time	1.4	—	1.5	—	ns
t _{DS}	Data Setup Time	1.4	—	1.5	—	ns
t _{AH}	Address Hold Time	0.4	—	0.5	—	ns
t _{HE}	Clock Enable Hold Time	0.4	—	0.5	—	ns
t _{WH}	Write Hold Time	0.4	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.4	—	0.5	—	ns
t _{ADVH}	Address Advance Hold Time	0.4	—	0.5	—	ns
t _{DH}	Data Hold Time	0.4	—	0.5	—	ns
t _{PDS}	ZZ High to Power Down	—	2	—	2	cyc
t _{PUS}	ZZ Low to Power Down	—	2	—	2	cyc


Notes:

1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.


SLEEP MODE ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
I _{SB2}	Current during SLEEP MODE	ZZ ≥ V _{IH}		75	mA
t _{PDS}	ZZ active to input ignored		2		cycle
t _{PUS}	ZZ inactive to input sampled		2		cycle
t _{ZZI}	ZZ active to SLEEP current		2		cycle
t _{ZZI}	ZZ inactive to exit SLEEP current		0		ns


SLEEP MODE TIMING




READ CYCLE TIMING




WRITE CYCLE TIMING




SINGLE READ/WRITE CYCLE TIMING



CKE OPERATION TIMING



\overline{CE} OPERATION TIMING



ORDERING INFORMATION (3.3V core/2.5V- 3.3V I/O)

Commercial Range: 0°C to +70°C

Configuration	Access Time	Order Part Number	Package
1Mx36	166	IS61NLP102436A-166TQ	100 TQFP
		IS61NLP102436A-166TQL	100 TQFP, Lead-free
2Mx18	166	IS61NLP204818A-166TQ	100 TQFP
		IS61NLP204818A-166TQL	100 TQFP, Lead-free

Industrial Range: -40°C to +85°C

Configuration	Access Time	Order Part Number	Package
1Mx36	166	IS61NLP102436A-166TQI	100 TQFP
		IS61NLP102436A-166TQLI	100 TQFP, Lead-free
2Mx18	166	IS61NLP204818A-166TQI	100 TQFP
		IS61NLP204818A-166TQLI	100 TQFP, Lead-free

ORDERING INFORMATION (2.5V core/2.5V I/O)





Commercial Range: 0°C to +70°C

Configuration	Access Time	Order Part Number	Package
1Mx36	166	IS61NVP102436A-166TQ	100 TQFP
		IS61NVP102436A-166TQL	100 TQFP, Lead-free
2Mx18	166	IS61NVP204818A-166TQ	100 TQFP
		IS61NVP204818A-166TQL	100 TQFP, Lead-free

Industrial Range: -40°C to +85°C

Configuration	Access Time	Order Part Number	Package
1Mx36	166	IS61NVP102436A-166TQI	100 TQFP
		IS61NVP102436A-166TQLI	100 TQFP, Lead-free
2Mx18	166	IS61NVP204818A-166TQI	100 TQFP
		IS61NVP204818A-166TQLI	100 TQFP, Lead-free

SYMBOL	DIMENSION IN MM		DIMENSION IN INCH	
	MIN.	NOM. MAX.	MIN.	NOM. MAX.
A	1.40	1.60	0.055	0.063
A1	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.055
b	0.22	0.38	0.009	0.015
D	21.90	22.00	0.862	0.870
D1	19.90	20.00	0.783	0.791
E	15.90	16.00	0.626	0.634
E1	13.90	14.00	0.547	0.555
e	0.65 BSC.		0.026 BSC.	
L	0.45	0.60	0.018	0.024
L1	0.25 BSC.		0.010 BSC.	
ZD	0.575 REF.		0.023 REF.	
ZE	0.825 REF.		0.032 REF.	
ϕ	0	3.5°	0	3.5°
7°				



NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

	TITLE	REV.	DATE
	100L 14x20x1.4mm LQFP (Footprint : 2.0 mm) Package Outline	F	09/01/2009

280-600-011 REV. A



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.