



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).



The MB9B610T Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and competitive cost.

These series are based on the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (USB, UART, CSIO, I<sup>2</sup>C, LIN, Ethernet-MAC).

The products which are described in this data sheet are placed into TYPE2 product categories in "FM3 Family PERIPHERAL MANUAL".

## Features

### 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M3 Core

- Processor version: r2p1
- Up to 144 MHz Frequency Operation
- Memory Protection Unit (MPU): improves the reliability of an embedded system
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

### On-chip Memories

#### [Flash memory]

- Up to 1 Mbyte
- Built-in Flash Accelerator System with 16 Kbyte trace buffer memory  
The read access to Flash memory can be achieved without wait cycle up to operation frequency of 72 MHz. Even at the operation frequency more than 72 MHz, an equivalent access to Flash memory can be obtained by Flash Accelerator System.
- Security function for code protection

#### [SRAM]

This Series contain a total of up to 128 Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 64 Kbyte
- SRAM1: Up to 64 Kbyte

### External Bus Interface

- Supports SRAM, NOR and NAND Flash device
- Up to 8 chip selects
- 8-/16-bit Data width
- Up to 25-bit Address bit
- Maximum area size: Up to 256 Mbytes
- Supports Address/Data multiplex
- Supports external RDY input

### USB Interface (Max 2 channels)

USB interface is composed of Device and Host. PLL for USB is built-in, USB clock or Ethernet clock can be generated by multiplication of Main clock.

#### [USB device]

- USB2.0 Full-Speed supported
- Max 6 EndPoint supported
  - EndPoint 0 is control transfer
  - EndPoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
  - EndPoint 3 - 5 can be selected Bulk-transfer or Interrupt-transfer
  - EndPoint 1 to 5 is comprised Double Buffer
    - EndPoint 0, 2 to 5: 64 bytes
    - EndPoint 1: 256 bytes

#### [USB host]

- USB2.0 Full/Low speed supported
- Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- USB Device connected/dis-connected automatically detect
- IN/OUT token handshake packet automatically
- Max 256-byte packet-length supported
- Wake-up function supported

**Ethernet - MAC (Max 2 channels)**

- Compliant with IEEE802.3 specification
- 10 Mbps / 100 Mbps data transfer rates supported
- MII/RMII for external PHY device supported.
  - MII: Max 1 channel
  - RMII: Max 2 channels
- Full-Duplex and Half-Duplex mode supported.
- Wake-ON-LAN supported
- Built-in dedicated descriptor-system DMAC
- Built-in 2 Kbyte Transmit FIFO and 2 Kbyte Receive FIFO.
- Compliant IEEE1558-2008 (PTP)

**Multi-function Serial Interface (Max 8 channels)**

- 4 channels with 16 steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
- Operation mode is selectable from the followings for each channel.
  - UART
  - CSIO
  - LIN
  - I<sup>2</sup>C

**[UART]**

- Full-duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

**[CSIO]**

- Full-duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detect function available

**[LIN]**

- LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- Master/Slave mode supported
- LIN break field generate (can be changed 13 to 16-bit length)
- LIN break delimiter generate (can be changed 1 to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

**[I<sup>2</sup>C]**

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

**DMA Controller (8 channels)**

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbyte)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

**A/D Converter (Max 32 channels)**
**[12-bit A/D Converter]**

- Successive Approximation Register type
- Built-in 3units
- Conversion time: 1.0 μs@5 V
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

**Base Timer (Max 16 channels)**

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

**General Purpose I/O Port**

This series can use its pins as I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up 154 fast I/O Ports@176pin Package
- Some pin is 5 V tolerant I/O.  
See "Pin Description" to confirm the corresponding pins.

### Multi-function Timer (Max 3 units)

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3 ch./unit
- Input capture × 4 ch./unit
- Output compare × 6 ch./unit
- A/D activation compare × 3 ch./unit
- Waveform generator × 3 ch./unit
- 16-bit PPG timer × 3 ch./unit

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

### Quadrature Position/Revolution Counter (QPRC) (Max 3 channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

### Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

### Watch Counter

The Watch counter is used for wake up from power saving mode.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

### External Interrupt Controller Unit

- Up to 32 external interrupt input pin
- Include one non-maskable interrupt(NMI)

### Watch dog Timer (2 channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP mode.

### CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

### Clock and Reset

#### [Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

- Main Clock: 4 MHz to 50 MHz
- Sub Clock: 32.768 kHz
- High-speed internal CR Clock: 4 MHz
- Low-speed internal CR Clock: 100 kHz
- Main PLL Clock

#### [Resets]

- Reset requests from INITX pin
- Power on reset
- Software reset
- Watchdog timers reset
- Low voltage detector reset
- Clock supervisor reset

**Clock Super Visor (CSV)**

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

**Low-Voltage Detector (LVD)**

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

**Low-power Mode**

Three power saving modes supported.

- SLEEP
- TIMER
- STOP

**Debug**

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

**Power Supply**

Four Power Supplies

- Wide range voltage  $VCC = 2.7\text{ V to }5.5\text{ V}$
- USBVCC0 = 3.0 V to 3.6 V: for USB ch.0 I/O voltage, when USB ch.0 is used.  
= 2.7 V to 5.5 V: when GPIO is used.
- USBVCC1 = 3.0 V to 3.6 V: for USB ch.1 I/O voltage, when USB ch.1 is used.  
= 2.7 V to 5.5 V: when GPIO is used.
- ETHVCC = 3.0 V to 5.5 V: for Ethernet I/O voltage, when Ethernet is used.  
= 2.7 V to 5.5 V: when GPIO is used.

## Contents

<b>1. Product Lineup</b> .....	<b>7</b>
<b>2. Packages</b> .....	<b>8</b>
<b>3. Pin Assignment</b> .....	<b>9</b>
<b>4. List of Pin Functions</b> .....	<b>12</b>
<b>5. I/O Circuit Type</b> .....	<b>52</b>
<b>6. Handling Precautions</b> .....	<b>58</b>
6.1 Precautions for Product Design .....	58
6.2 Precautions for Package Mounting.....	59
6.3 Precautions for Use Environment .....	60
<b>7. Handling Devices</b> .....	<b>61</b>
<b>8. Block Diagram</b> .....	<b>63</b>
<b>9. Memory Size</b> .....	<b>64</b>
<b>10. Memory Map</b> .....	<b>64</b>
<b>11. Pin Status in Each CPU State</b> .....	<b>67</b>
<b>12. Electrical Characteristics</b> .....	<b>72</b>
12.1 Absolute Maximum Ratings.....	72
12.2 Recommended Operating Conditions.....	74
12.3 DC Characteristics.....	76
12.3.1 Current Rating.....	76
12.3.2 Pin Characteristics .....	78
12.4 AC Characteristics.....	80
12.4.1 Main Clock Input Characteristics.....	80
12.4.2 Sub Clock Input Characteristics .....	81
12.4.3 Internal CR Oscillation Characteristics.....	81
12.4.4 Operating Conditions of Main and USB/Ethernet PLL (In the case of using main clock for input of PLL) .....	82
12.4.5 Operating Conditions of Main PLL (In the case of using high-speed internal CR).....	82
12.4.6 Reset Input Characteristics .....	83
12.4.7 Power-on Reset Timing.....	83
12.4.8 External Bus Timing.....	84
12.4.9 Base Timer Input Timing .....	94
12.4.10 CSIO/UART Timing .....	95
12.4.11 External Input Timing.....	103
12.4.12 Quadrature Position/Revolution Counter timing.....	104
12.4.13 I <sup>2</sup> C Timing.....	106
12.4.14 ETM Timing .....	107
12.4.15 JTAG Timing.....	108
12.4.16 Ethernet-MAC Timing .....	109
12.5 12-bit A/D Converter.....	114
12.6 USB characteristics .....	117
12.7 Low-Voltage Detection Characteristics.....	121
12.7.1 Low-Voltage Detection Reset.....	121
12.7.2 Interrupt of Low-Voltage Detection.....	121
12.8 Flash Memory Write/Erase Characteristics .....	122
12.8.1 Write / Erase time.....	122
12.8.2 Write cycles and data hold time .....	122
12.9 Return Time from Low-Power Consumption Mode.....	123
12.9.1 Return Factor: Interrupt.....	123

12.9.2 Return Factor: Reset.....	125
<b>13. Ordering Information .....</b>	<b>127</b>
<b>14. Package Dimensions .....</b>	<b>128</b>
<b>15. Major Changes .....</b>	<b>131</b>
<b>Document History.....</b>	<b>133</b>
<b>Sales, Solutions, and Legal Information.....</b>	<b>134</b>

## 1. Product Lineup

### Memory size

Product name	MB9BF616S/T	MB9BF617S/T	MB9BF618S/T
On-chip Flash memory	512 Kbyte	768 Kbyte	1 Mbyte
On-chip RAM	64 Kbyte	96 Kbyte	128 Kbyte

### Function

Product name		MB9BF616S MB9BF617S MB9BF618S	MB9BF616T MB9BF617T MB9BF618T
Pin count		144	176/192
CPU		Cortex-M3	
Freq.		144 MHz	
Power supply voltage range		VCC: 2.7 V to 5.5 V ( USBVCC0: 3.0 V to 3.6 V ) ( USBVCC1: 3.0 V to 3.6 V ) ( ETHVCC: 3.0 V to 5.5 V )	
USB2.0 (Device/Host)		2 ch. (Max)	
Ethernet-MAC		2 ch.(Max) MII: 1 ch. / RMII: 2 ch.(Max)	
DMAC		8 ch.	
External Bus Interface		Addr: 19-bit (Max) R/W data: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR & NAND Flash	Addr: 25-bit (Max) R/W data: 8-/16-bit (Max) CS:8 (Max) Support: SRAM, NOR & NAND Flash
Multi-function Serial Interface (UART/CSIO/LIN/I <sup>2</sup> C)		8 ch. (Max) ch.4 to ch.7: FIFO (16steps x 9-bit), ch.0 to ch.3: No FIFO	
Base Timer (PWC/Reload timer/PWM/PPG)		16 ch.(Max)	
MF-Timer	A/D activation compare	3 ch.	3 units (Max)
	Input capture	4 ch.	
	Free-run timer	3 ch.	
	Output compare	6 ch.	
	Waveform generator	3 ch.	
	PPG	3 ch.	
QPRC		3 ch. (Max)	
Dual Timer		1 unit	
Watch Counter		1 unit	
CRC Accelerator		Yes	
Watchdog timer		1 ch. (SW) + 1 ch. (HW)	
External Interrupts		32 pins (Max)+ NMI x 1	
I/O ports		122 pins (Max)	154 pins (Max)
12-bit A/D converter		24 ch. (3 units)	32 ch. (3 units)
CSV (Clock Super Visor)		Yes	
LVD (Low-Voltage Detector)		2 ch.	
Built-in CR	High-speed	4 MHz	
	Low-speed	100 kHz	
Debug Function		SWJ-DP/ETM	

### Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.  
See "Electrical Characteristics 4.AC Characteristics (3) Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



## 2. Packages

Package	Product name	MB9BF616S MB9BF617S MB9BF618S	MB9BF616T MB9BF617T MB9BF618T
LQFP: LQS144 (0.5 mm pitch)		○	-
LQFP: LQP176 (0.5 mm pitch)		-	○
BGA: LBE192 (0.8 mm pitch)		-	○


○: Supported

**Note:**

- See "Package Dimensions" for detailed information on each package

### 3. Pin Assignment


#### LQP176



**Note:**


- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. TIOA09\_0, TIOA09\_1, and TIOA09\_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "Base Timer" in "Handling Devices" for details.

## LQS144



**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. TIOA09\_0 and TIOA09\_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "Base Timer" in "Handling Devices" for details.

**LBE192**

**Note:**

- The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. TIOA09\_0, TIOA09\_1, and TIOA09\_2 cannot be used as the external startup trigger input (TGIN signal) at I/O mode 1 (timer full mode) of the Base Timer. See "Base Timer" in "Handling Devices" for details.

#### 4. List of Pin Functions

##### List of pin numbers

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No			Pin Name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
1	1	C1	VCC	-	
2	2	B2	PA0	G	I
			RTO20_0		
			TIOA08_0		
			FRCK1_0		
3	3	C2	PA1	G	I
			RTO21_0		
			TIOA09_0		
			IC10_0		
4	4	C3	PA2	G	I
			RTO22_0		
			TIOA10_0		
			IC11_0		
5	5	D5	PA3	G	I
			RTO23_0		
			TIOA11_0		
			IC12_0		
6	6	D2	PA4	G	H
			RTO24_0		
			TIOA12_0		
			IC13_0		
			INT03_0		
7	7	D1	PA5	G	H
			RTO25_0		
			TIOA13_0		
			INT10_2		
8	8	D3	P05	E	F
			TRACED0		
			TIOA05_2		
			SIN4_2		
			INT00_1		
9	9	D4	P06	E	F
			TRACED1		
			TIOB05_2		
			SOT4_2		
			INT01_1		

Pin No			Pin Name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
10	10	E2	P07	E	G
			TRACED2		
			ADTG_0		
			SCK4_2		
11	11	E3	P08	E	G
			TRACED3		
			TIOA00_2		
			CTS4_2		
12	12	E4	P09	E	G
			TRACECLK		
			TIOB00_2		
			RTS4_2		
			DTT12X_0		
13	13	E5	P50	E	H
			INT00_0		
			AIN0_2		
			SIN3_1		
			RTO10_0		
			IC20_0		
			MOEX_0		
14	14	F1	P51	E	H
			INT01_0		
			BIN0_2		
			SOT3_1		
			RTO11_0		
			IC21_0		
			MWEX_0		
15	15	F2	P52	E	H
			INT02_0		
			ZIN0_2		
			SCK3_1		
			RTO12_0		
			IC22_0		
			MDQM0_0		

Pin No			Pin Name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
16	16	F3	P53	E	H
			SIN6_0		
			TIOA01_2		
			INT07_2		
			RTO13_0		
			IC23_0		
			MDQM1_0		
17	17	F4	P54	E	I
			SOT6_0		
			TIOB01_2		
			RTO14_0		
			MALE_0		
18	18	F5	P55	E	I
			SCK6_0		
			ADTG_1		
			RTO15_0		
			MRDY_0		
19	19	F6	P56	E	H
			SIN1_0		
			INT08_2		
			TIOA09_2		
			DTT11X_0		
			MNALE_0		
20	20	G2	P57	E	H
			SOT1_0		
			TIOB09_2		
			INT16_1		
			MNCLE_0		
21	21	G3	P58	E	H
			SCK1_0		
			TIOA11_2		
			INT17_1		
			MNWEX_0		
22	22	G4	P59	E	H
			SIN7_0		
			TIOB11_2		
			INT09_2		
			MNREX_0		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
23	23	G5	P5A	E	H
			SOT7_0		
			TIOA13_1		
			INT18_1		
			MCSX0_0		
24	24	G6	P5B	E	H
			SCK7_0		
			TIOB13_1		
			INT19_1		
			MCSX1_0		
25	-	H1	P5C	E	H
			TIOA06_2		
			INT28_0		
			IC20_1		
26	-	H2	P5D	E	H
			TIOB06_2		
			INT29_0		
			DTTI2X_1		
27	25	J1	VSS	-	
28	-	H3	P30	E	H
			AIN0_0		
			TIOB00_1		
			INT03_2		
29	-	H4	P31	E	H
			BIN0_0		
			TIOB01_1		
			SCK6_1		
			INT04_2		
30	-	H5	P32	E	H
			ZIN0_0		
			TIOB02_1		
			SOT6_1		
			INT05_2		
31	-	H6	P33	E	H
			INT04_0		
			TIOB03_1		
			SIN6_1		
			ADTG_6		



Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
32	-	J5	P34	E	I
			FRCK0_0		
			TIOB04_1		
33	-	J4	P35	E	H
			IC03_0		
			TIOB05_1		
34	26	J3	P36	E	H
			IC02_0		
			SIN5_2		
			INT09_1		
			TIOA12_2		
35	27	J2	MCSX2_0	E	H
			P37		
			IC01_0		
			SOT5_2		
			INT10_1		
			TIOB12_2		
36	28	K1	MCSX3_0	E	H
			P38		
			IC00_0		
			SCK5_2		
			INT11_1		
37	29	K2	MCLKOUT_0	E	I
			P39		
			DTTI0X_0		
38	30	K3	ADTG_2	G	I
			P3A		
			RTO00_0		
39	31	K4	TIOA00_1	G	I
			P3B		
			RTO01_0		
40	32	L1	TIOA01_1	G	I
			P3C		
			RTO02_0		
			TIOA02_1		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
41	33	L2	P3D	G	I
			RTO03_0		
			TIOA03_1		
42	34	L3	P3E	G	I
			RTO04_0		
			TIOA04_1		
43	35	M2	P3F	G	I
			RTO05_0		
			TIOA05_1		
44	36	M1	VSS	-	
45	37	N1	VCC	-	
46	38	N2	P40	G	H
			TIOA00_0		
			RTO10_1		
			INT12_1		
47	39	N3	P41	G	H
			TIOA01_0		
			RTO11_1		
			INT13_1		
48	40	M3	P42	G	I
			TIOA02_0		
			RTO12_1		
49	41	L4	P43	G	I
			TIOA03_0		
			RTO13_1		
			ADTG_7		
50	42	M4	P44	G	I
			TIOA04_0		
			RTO14_1		
51	43	N4	P45	G	I
			TIOA05_0		
			RTO15_1		
52	44	P2	C	-	
53	45	P3	VSS	-	
54	46	P4	VCC	-	
55	47	P5	P46	D	M
			X0A		
56	48	P6	P47	D	N
			X1A		
57	49	N5	INITX	B	C
58	50	M5	P48	E	H
			DTTI1X_1		
			INT14_1		
			SIN3_2		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
59	51	L5	P49	E	I
			TIOB00_0		
			IC10_1		
			AIN0_1		
			SOT3_2		
60	52	K5	P4A	E	I
			TIOB01_0		
			IC11_1		
			BIN0_1		
			SCK3_2		
			MADATAA00_0		
61	53	N6	P4B	E	I
			TIOB02_0		
			IC12_1		
			ZIN0_1		
			MADATAA01_0		
62	54	M6	P4C	E	I
			TIOB03_0		
			IC13_1		
			SCK7_1		
			AIN1_2		
			MADATAA02_0		
63	55	L6	P4D	E	I
			TIOB04_0		
			FRCK1_1		
			SOT7_1		
			BIN1_2		
			MADATAA03_0		
64	56	K6	P4E	E	H
			TIOB05_0		
			INT06_2		
			SIN7_1		
			ZIN1_2		
			MADATAA04_0		
65	57	J6	P70	E	I
			TIOA04_2		
			MADATAA05_0		
66	58	N8	P71	E	H
			INT13_2		
			TIOB04_2		
			MADATAA06_0		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
67	59	M8	P72	E	H
			SIN2_0		
			INT14_2		
			AIN2_0		
			MADATA07_0		
68	60	L8	P73	E	H
			SOT2_0		
			INT15_2		
			BIN2_0		
			MADATA08_0		
69	61	K8	P74	E	I
			SCK2_0		
			ZIN2_0		
			MADATA09_0		
70	62	P8	P75	E	H
			SIN3_0		
			ADTG_8		
			INT07_1		
			MADATA10_0		
71	63	J8	P76	E	H
			SOT3_0		
			TIOA07_2		
			INT11_2		
			MADATA11_0		
72	64	P9	P77	E	H
			SCK3_0		
			TIOB07_2		
			INT12_2		
			MADATA12_0		
73	65	N9	P78	E	I
			AIN1_0		
			TIOA15_0		
			MADATA13_0		
74	66	M9	P79	E	H
			BIN1_0		
			TIOB15_0		
			INT23_1		
			MADATA14_0		
-	-	E1	VSS	-	-
-	-	G1	VSS	-	-

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
75	67	L9	P7A	E	H
			ZIN1_0		
			INT24_1		
			MADATA15_0		
76	-	K9	P7B	E	H
			TIOB07_0		
			INT10_0		
77	-	P10	P7C	E	H
			TIOA07_0		
			INT11_0		
78	-	N10	P7D	E	H
			TIOA14_1		
			FRCK2_1		
			INT12_0		
79	-	L10	P7E	E	H
			TIOB14_1		
			IC21_1		
			INT24_0		
80	-	K10	P7F	E	H
			TIOA15_1		
			IC22_1		
			INT25_0		
81	-	M10	PF0	I*	H
			TIOB15_1		
			SIN1_2		
			INT13_0		
			IC23_1		
82	-	N11	PF1	I*	H
			TIOA08_1		
			SOT1_2		
			INT14_0		
83	-	M11	PF2	I*	H
			TIOB08_1		
			SCK1_2		
			INT15_0		
84	68	N13	PE0	C	P
			MD1		
85	69	N12	MD0	J	D
86	70	P12	PE2	A	A
			X0		
87	71	P13	PE3	A	B
			X1		
88	72	N14	VSS	-	-
89	73	M14	VCC	-	-
-	-	L7	VSS	-	-
-	-	K7	VSS	-	-

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
90	74	M13	P10	F	K
			AN00		
			MCSX7_0		
91	75	M12	P11	F	L
			AN01		
			SIN1_1		
			INT02_1		
			FRCK0_2		
			MCSX6_0		
92	76	L13	P12	F	K
			AN02		
			SOT1_1		
			IC00_2		
			MCSX5_0		
93	77	L12	P13	F	K
			AN03		
			SCK1_1		
			IC01_2		
			MCSX4_0		
94	78	L11	P14	F	L
			AN04		
			SIN0_1		
			INT03_1		
			IC02_2		
			MAD00_0		
95	79	K13	P15	F	K
			AN05		
			SOT0_1		
			IC03_2		
			MAD01_0		
96	80	K12	P16	F	L
			AN06		
			SCK0_1		
			INT20_1		
			MAD02_0		
97	81	K14	P17	F	L
			AN07		
			SIN2_2		
			INT04_1		
			MAD03_0		
-	-	P7	VSS	-	-
-	-	P11	VSS	-	-
-	-	L14	VSS	-	-

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
98	82	K11	P18	F	L
			AN08		
			SOT2_2		
			INT21_1		
			MAD04_0		
99	83	J13	P19	F	L
			AN09		
			SCK2_2		
			INT22_1		
			MAD05_0		
100	84	J12	P1A	F	L
			AN10		
			SIN4_1		
			INT05_1		
			TIOA13_2		
			IC00_1		
			MAD06_0		
101	85	J11	P1B	F	L
			AN11		
			SOT4_1		
			INT25_1		
			TIOB13_2		
			IC01_1		
			MAD07_0		
102	86	J10	P1C	F	L
			AN12		
			SCK4_1		
			INT26_1		
			TIOA14_2		
			IC02_1		
			MAD08_0		
103	87	J9	P1D	F	L
			AN13		
			CTS4_1		
			INT27_1		
			TIOB14_2		
			IC03_1		
			MAD09_0		
104	88	H10	P1E	F	L
			AN14		
			RTS4_1		
			INT28_1		
			TIOA15_2		
			DTTI0X_1		
			MAD10_0		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
105	89	H9	P1F	F	L
			AN15		
			ADTG_5		
			INT29_1		
			TIOB15_2		
			FRCK0_1		
			MAD11_0		
106	90	J14	AVCC	-	
107	91	H14	AVRH	-	
108	92	G14	AVSS	-	
109	93	F14	VSS	-	
110	-	H13	PB0	F	L
			AN16		
			TIOA09_1		
			SIN7_2		
			INT16_0		
111	-	H12	PB1	F	L
			AN17		
			TIOB09_1		
			SOT7_2		
			INT17_0		
112	-	H11	PB2	F	L
			AN18		
			TIOA10_1		
			SCK7_2		
			INT18_0		
113	-	G13	PB3	F	L
			AN19		
			TIOB10_1		
			INT19_0		
114	-	G12	PB4	F	L
			AN20		
			TIOA11_1		
			SIN0_2		
			INT20_0		
115	-	G11	PB5	F	L
			AN21		
			TIOB11_1		
			SOT0_2		
			INT21_0		
			AIN2_2		
-	-	G7	VSS	-	
-	-	J7	VSS	-	



Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
116	-	G10	PB6	F	L
			AN22		
			TIOA12_1		
			SCK0_2		
			INT22_0		
			BIN2_2		
117	-	G9	PB7	F	L
			AN23		
			TIOB12_1		
			INT23_0		
			ZIN2_2		
118	94	F10	P29	F	K
			AN24		
			MAD12_0		
119	95	F11	P28	F	L
			AN25		
			ADTG_4		
			INT09_0		
			RTO05_1		
			MAD13_0		
120	96	F12	P27	F	L
			AN26		
			INT02_2		
			RTO04_1		
			MAD14_0		
121	97	F13	P26	F	K
			AN27		
			SCK2_1		
			RTO03_1		
			MAD15_0		
122	98	E10	P25	F	K
			AN28		
			SOT2_1		
			RTO02_1		
			MAD16_0		
123	99	E11	P24	F	L
			AN29		
			SIN2_1		
			INT01_2		
			RTO01_1		
			MAD17_0		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
124	100	E12	P23	F	K
			AN30		
			SCK0_0		
			TIOA07_1		
			RTO00_1		
125	101	E13	P22	F	K
			AN31		
			SOT0_0		
			TIOB07_1		
			ZIN1_1		
126	102	D12	P21	E	H
			SIN0_0		
			INT06_1		
			BIN1_1		
127	103	D13	P20	E	H
			INT05_0		
			CROUT_0		
			UHCONX1		
			AIN1_1		
			MAD18_0		
128	104	C13	PF6	I*	J
			FRCK2_0		
			NMIX		
129	105	E14	USBVCC1		-
130	106	D14	P82	H	O
			UDM1		
131	107	C14	P83	H	O
			UDP1		
132	108	B14	VSS		-
133	109	A13	VCC		-
134	110	B13	P00	E	E
			TRSTX		
135	111	A12	P01	E	E
			TCK		
			SWCLK		
136	112	C12	P02	E	E
			TDI		
137	113	B12	P03	E	E
			TMS		
			SWDIO		
138	114	B11	P04	E	E
			TDO		
			SWO		
139	-	C11	P90	E	H
			TIOB08_0		
			RTO20_1		
			INT30_0		
			MAD19_0		

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
-	-	A8	VSS	-	-
140	-	D11	P91	E	H
			TIOB09_0		
			RTO21_1		
			INT31_0		
			MAD20_0		
141	-	B10	P92	E	I
			TIOB10_0		
			RTO22_1		
			SIN5_1		
			MAD21_0		
142	-	C10	P93	E	I
			TIOB11_0		
			RTO23_1		
			SOT5_1		
			MAD22_0		
143	-	D10	P94	E	H
			TIOB12_0		
			RTO24_1		
			SCK5_1		
			INT26_0		
			MAD23_0		
144	-	B9	P95	E	H
			TIOB13_0		
			RTO25_1		
			INT27_0		
			MAD24_0		
145	115	C9	PC0	K	Q
			E_RXER0_RXDV1		
146	116	B8	PC1	K	Q
			E_RX03_RX11		
147	117	D9	PC2	K	Q
			E_RX02_RX10		
148	118	E9	PC3	K	Q
			E_RX01		
			TIOA06_1		
149	119	F9	PC4	K	Q
			E_RX00		
			TIOA08_2		
150	120	C8	PC5	K	Q
			E_RXDV0		
			TIOA10_2		
-	-	A5	VSS	-	-

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
151	121	D8	PC6	K	Q
			E_MDIO0		
			TIOA14_0		
152	122	E8	PC7	L	Q
			E_MDC0		
			CROUT_1		
153	123	A10	PC8	K	Q
			E_RXCK0_REFCK		
154	124	F8	PC9	K	Q
			E_COL0		
155	125	B7	PCA	K	Q
			E_CRSS0		
156	126	A9	ETHVCC	-	
157	127	A11	VSS	-	
158	128	A7	PCB	L	Q
			E_COUT		
159	129	C7	PCC	K	Q
			E_MDIO1		
160	130	A6	PCD	K	Q
			E_TCK0_MDC1		
161	131	D7	PCE	L	Q
			E_TXER0_TXEN1		
			RTS4_0		
			TIOB06_1		
162	132	E7	PCF	L	Q
			E_TX03_TX11		
			CTS4_0		
			TIOB08_2		
163	133	F7	PD0	L	R
			E_TX02_TX10		
			SCK4_0		
			TIOB10_2		
			INT30_1		
164	134	B6	PD1	L	R
			E_TX01		
			SOT4_0		
			TIOB14_0		
			INT31_1		
-	-	N7	VSS	-	
-	-	G8	VSS	-	
-	-	H7	VSS	-	
-	-	H8	VSS	-	

Pin No			Pin name	I/O circuit type	Pin state type
LQFP-176	LQFP-144	BGA-192			
165	135	C6	PD2	L	R
			E_TX00		
			SIN4_0		
			TIOA03_2		
			INT00_2		
166	136	D6	PD3	L	Q
			E_TXEN0		
			TIOB03_2		
167	137	E6	P62	E	Q
			E_PPS0_PPS1		
			SCK5_0		
			ADTG_3		
168	138	B5	P61	E	I
			SOT5_0		
			TIOB02_2		
			UHCONX0		
169	139	C5	P60	E	H
			SIN5_0		
			TIOA02_2		
			INT15_1		
170	-	B4	PF3	I*	H
			TIOA06_0		
			SIN6_2		
			INT06_0		
			AIN2_1		
171	-	C4	PF4	I*	H
			TIOB06_0		
			SOT6_2		
			INT07_0		
			BIN2_1		
172	140	B3	PF5	I*	H
			SCK6_2		
			INT08_0		
			ZIN2_1		
173	141	A4	USBVCC0	-	
174	142	A3	P80	H	O
			UDM0		
175	143	A2	P81	H	O
			UDP0		
176	144	B1	VSS	-	
-	-	M7	VSS	-	

\*: 5V tolerant I/O

**List of pin functions**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
ADC	ADTG_0	A/D converter external trigger input pin	10	10	E2
	ADTG_1		18	18	F5
	ADTG_2		37	29	K2
	ADTG_3		167	137	E6
	ADTG_4		119	95	F11
	ADTG_5		105	89	H9
	ADTG_6		31	-	H6
	ADTG_7		49	41	L4
	ADTG_8		70	62	P8
	AN00	A/D converter analog input pin. ANxx describes ADC ch.xx.	90	74	M13
	AN01		91	75	M12
	AN02		92	76	L13
	AN03		93	77	L12
	AN04		94	78	L11
	AN05		95	79	K13
	AN06		96	80	K12
	AN07		97	81	K14
	AN08		98	82	K11
	AN09		99	83	J13
	AN10		100	84	J12
	AN11		101	85	J11
	AN12		102	86	J10
	AN13		103	87	J9
	AN14		104	88	H10
	AN15		105	89	H9
	AN16		110	-	H13
	AN17		111	-	H12
	AN18		112	-	H11
	AN19		113	-	G13
	AN20		114	-	G12
	AN21		115	-	G11
	AN22		116	-	G10
	AN23		117	-	G9
AN24	118		94	F10	
AN25	119		95	F11	
AN26	120		96	F12	
AN27	121		97	F13	
AN28	122		98	E10	
AN29	123		99	E11	
AN30	124		100	E12	
AN31	125	101	E13		

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Base Timer 0	TIOA0_0	Base timer ch.0 TIOA pin	46	38	N2
	TIOA0_1		38	30	K3
	TIOA0_2		11	11	E3
	TIOB0_0	Base timer ch.0 TIOB pin	59	51	L5
	TIOB0_1		28	-	H3
	TIOB0_2		12	12	E4
Base Timer 1	TIOA1_0	Base timer ch.1 TIOA pin	47	39	N3
	TIOA1_1		39	31	K4
	TIOA1_2		16	16	F3
	TIOB1_0	Base timer ch.1 TIOB pin	60	52	K5
	TIOB1_1		29	-	H4
	TIOB1_2		17	17	F4
Base Timer 2	TIOA2_0	Base timer ch.2 TIOA pin	48	40	M3
	TIOA2_1		40	32	L1
	TIOA2_2		169	139	C5
	TIOB2_0	Base timer ch.2 TIOB pin	61	53	N6
	TIOB2_1		30	-	H5
	TIOB2_2		168	138	B5
Base Timer 3	TIOA3_0	Base timer ch.3 TIOA pin	49	41	L4
	TIOA3_1		41	33	L2
	TIOA3_2		165	135	C6
	TIOB3_0	Base timer ch.3 TIOB pin	62	54	M6
	TIOB3_1		31	-	H6
	TIOB3_2		166	136	D6
Base Timer 4	TIOA4_0	Base timer ch.4 TIOA pin	50	42	M4
	TIOA4_1		42	34	L3
	TIOA4_2		65	57	J6
	TIOB4_0	Base timer ch.4 TIOB pin	63	55	L6
	TIOB4_1		32	-	J5
	TIOB4_2		66	58	N8
Base Timer 5	TIOA5_0	Base timer ch.5 TIOA pin	51	43	N4
	TIOA5_1		43	35	M2
	TIOA5_2		8	8	D3
	TIOB5_0	Base timer ch.5 TIOB pin	64	56	K6
	TIOB5_1		33	-	J4
	TIOB5_2		9	9	D4
Base Timer 6	TIOA6_0	Base timer ch.6 TIOA pin	170	-	B4
	TIOA6_1		148	118	E9
	TIOA6_2		25	-	H1
	TIOB6_0	Base timer ch.6 TIOB pin	171	-	C4
	TIOB6_1		161	131	D7
	TIOB6_2		26	-	H2

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Base Timer 7	TIOA07_0	Base timer ch.7 TIOA pin	77	-	P10
	TIOA07_1		124	100	E12
	TIOA07_2		71	63	J8
	TIOB07_0	Base timer ch.7 TIOB pin	76	-	K9
	TIOB07_1		125	101	E13
	TIOB07_2		72	64	P9
Base Timer 8	TIOA08_0	Base timer ch.8 TIOA pin	2	2	B2
	TIOA08_1		82	-	N11
	TIOA08_2		149	119	F9
	TIOB08_0	Base timer ch.8 TIOB pin	139	-	C11
	TIOB08_1		83	-	M11
	TIOB08_2		162	132	E7
Base Timer 9	TIOA09_0	Base timer ch.9 TIOA pin	3	3	C2
	TIOA09_1		110	-	H13
	TIOA09_2		19	19	F6
	TIOB09_0	Base timer ch.9 TIOB pin	140	-	D11
	TIOB09_1		111	-	H12
	TIOB09_2		20	20	G2
Base Timer 10	TIOA10_0	Base timer ch.10 TIOA pin	4	4	C3
	TIOA10_1		112	-	H11
	TIOA10_2		150	120	C8
	TIOB10_0	Base timer ch.10 TIOB pin	141	-	B10
	TIOB10_1		113	-	G13
	TIOB10_2		163	133	F7
Base Timer 11	TIOA11_0	Base timer ch.11 TIOA pin	5	5	D5
	TIOA11_1		114	-	G12
	TIOA11_2		21	21	G3
	TIOB11_0	Base timer ch.11 TIOB pin	142	-	C10
	TIOB11_1		115	-	G11
	TIOB11_2		22	22	G4
Base Timer 12	TIOA12_0	Base timer ch.12 TIOA pin	6	6	D2
	TIOA12_1		116	-	G10
	TIOA12_2		34	26	J3
	TIOB12_0	Base timer ch.12 TIOB pin	143	-	D10
	TIOB12_1		117	-	G9
	TIOB12_2		35	27	J2
Base Timer 13	TIOA13_0	Base timer ch.13 TIOA pin	7	7	D1
	TIOA13_1		23	23	G5
	TIOA13_2		100	84	J12
	TIOB13_0	Base timer ch.13 TIOB pin	144	-	B9
	TIOB13_1		24	24	G6
	TIOB13_2		101	85	J11



Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Base Timer 14	TIOA14_0	Base timer ch.14 TIOA pin	151	121	D8
	TIOA14_1		78	-	N10
	TIOA14_2		102	86	J10
	TIOB14_0	Base timer ch.14 TIOB pin	164	134	B6
	TIOB14_1		79	-	L10
	TIOB14_2		103	87	J9
Base Timer 15	TIOA15_0	Base timer ch.15 TIOA pin	73	65	N9
	TIOA15_1		80	-	K10
	TIOA15_2		104	88	H10
	TIOB15_0	Base timer ch.15 TIOB pin	74	66	M9
	TIOB15_1		81	-	M10
	TIOB15_2		105	89	H9
Debugger	SWCLK	Serial wire debug interface clock input pin	135	111	A12
	SWDIO	Serial wire debug interface data input / output pin	137	113	B12
	SWO	Serial wire viewer output pin	138	114	B11
	TCK	JTAG test clock input pin	135	111	A12
	TDI	JTAG test data input pin	136	112	C12
	TDO	JTAG debug data output pin	138	114	B11
	TMS	JTAG test mode state input/output pin	137	113	B12
	TRACECLK	Trace CLK output of ETM	12	12	E4
	TRACED0	Trace data output of ETM	8	8	D3
	TRACED1		9	9	D4
	TRACED2		10	10	E2
	TRACED3		11	11	E3
	TRSTX	JTAG test reset Input	134	110	B13

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
External Bus	MAD00_0	External bus interface address bus	94	78	L11
	MAD01_0		95	79	K13
	MAD02_0		96	80	K12
	MAD03_0		97	81	K14
	MAD04_0		98	82	K11
	MAD05_0		99	83	J13
	MAD06_0		100	84	J12
	MAD07_0		101	85	J11
	MAD08_0		102	86	J10
	MAD09_0		103	87	J9
	MAD10_0		104	88	H10
	MAD11_0		105	89	H9
	MAD12_0		118	94	F10
	MAD13_0		119	95	F11
	MAD14_0		120	96	F12
	MAD15_0		121	97	F13
	MAD16_0		122	98	E10
	MAD17_0		123	99	E11
	MAD18_0		127	103	D13
	MAD19_0		139	-	C11
	MAD20_0		140	-	D11
	MAD21_0		141	-	B10
	MAD22_0		142	-	C10
	MAD23_0		143	-	D10
	MAD24_0	144	-	B9	
	MCSX0_0	External bus interface chip select output pin	23	23	G5
	MCSX1_0		24	24	G6
	MCSX2_0		34	26	J3
	MCSX3_0		35	27	J2
	MCSX4_0		93	77	L12
	MCSX5_0		92	76	L13
	MCSX6_0		91	75	M12
	MCSX7_0		90	74	M13
MDQM0_0	External bus interface byte mask signal output	15	15	F2	
MDQM1_0		16	16	F3	
MOEX_0	External bus interface read enable signal for SRAM	13	13	E5	
MWEX_0	External bus interface write enable signal for SRAM	14	14	F1	

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
External Bus	MNALE_0	External bus interface ALE signal to control NAND Flash output pin	19	19	F6
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	20	20	G2
	MNREX_0	External bus interface read enable signal to control NAND Flash	22	22	G4
	MNWEX_0	External bus interface write enable signal to control NAND Flash	21	21	G3
	MADATA00_0	External bus interface data bus (Address / data multiplex bus)	60	52	K5
	MADATA01_0		61	53	N6
	MADATA02_0		62	54	M6
	MADATA03_0		63	55	L6
	MADATA04_0		64	56	K6
	MADATA05_0		65	57	J6
	MADATA06_0		66	58	N8
	MADATA07_0		67	59	M8
	MADATA08_0		68	60	L8
	MADATA09_0		69	61	K8
	MADATA10_0		70	62	P8
	MADATA11_0		71	63	J8
	MADATA12_0		72	64	P9
	MADATA13_0		73	65	N9
	MADATA14_0		74	66	M9
	MADATA15_0		75	67	L9
	MALE_0	External bus interface Address Latch enable output signal for multiplex	17	17	F4
	MRDY_0	External bus interface external RDY input signal	18	18	F5
MCLKOUT_0	External bus interface external clock output pin	36	28	K1	

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
External Interrupt	INT00_0	External interrupt request 00 input pin	13	13	E5
	INT00_1		8	8	D3
	INT00_2		165	135	C6
	INT01_0	External interrupt request 01 input pin	14	14	F1
	INT01_1		9	9	D4
	INT01_2		123	99	E11
	INT02_0	External interrupt request 02 input pin	15	15	F2
	INT02_1		91	75	M12
	INT02_2		120	96	F12
	INT03_0	External interrupt request 03 input pin	6	6	D2
	INT03_1		94	78	L11
	INT03_2		28	-	H3
	INT04_0	External interrupt request 04 input pin	31	-	H6
	INT04_1		97	81	K14
	INT04_2		29	-	H4
	INT05_0	External interrupt request 05 input pin	127	103	D13
	INT05_1		100	84	J12
	INT05_2		30	-	H5
	INT06_0	External interrupt request 06 input pin	170	-	B4
	INT06_1		126	102	D12
	INT06_2		64	56	K6
	INT07_0	External interrupt request 07 input pin	171	-	C4
	INT07_1		70	62	P8
	INT07_2		16	16	F3
	INT08_0	External interrupt request 08 input pin	172	140	B3
	INT08_1		33	-	J4
	INT08_2		19	19	F6
	INT09_0	External interrupt request 09 input pin	119	95	F11
	INT09_1		34	26	J3
	INT09_2		22	22	G4
	INT10_0	External interrupt request 10 input pin	76	-	K9
	INT10_1		35	27	J2
	INT10_2		7	7	D1
	INT11_0	External interrupt request 11 input pin	77	-	P10
	INT11_1		36	28	K1
	INT11_2		71	63	J8
	INT12_0	External interrupt request 12 input pin	78	-	N10
	INT12_1		46	38	N2
	INT12_2		72	64	P9
	INT13_0	External interrupt request 13 input pin	81	-	M10
	INT13_1		47	39	N3
	INT13_2		66	58	N8
INT14_0	External interrupt request 14 input pin	82	-	N11	
INT14_1		58	50	M5	
INT14_2		67	59	M8	

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
External Interrupt	INT15_0	External interrupt request 15 input pin	83	-	M11
	INT15_1		169	139	C5
	INT15_2		68	60	L8
	INT16_0	External interrupt request 16 input pin	110	-	H13
	INT16_1		20	20	G2
	INT17_0	External interrupt request 17 input pin	111	-	H12
	INT17_1		21	21	G3
	INT18_0	External interrupt request 18 input pin	112	-	H11
	INT18_1		23	23	G5
	INT19_0	External interrupt request 19 input pin	113	-	G13
	INT19_1		24	24	G6
	INT20_0	External interrupt request 20 input pin	114	-	G12
	INT20_1		96	80	K12
	INT21_0	External interrupt request 21 input pin	115	-	G11
	INT21_1		98	82	K11
	INT22_0	External interrupt request 22 input pin	116	-	G10
	INT22_1		99	83	J13
	INT23_0	External interrupt request 23 input pin	117	-	G9
	INT23_1		74	66	M9
	INT24_0	External interrupt request 24 input pin	79	-	L10
	INT24_1		75	67	L9
	INT25_0	External interrupt request 25 input pin	80	-	K10
	INT25_1		101	85	J11
	INT26_0	External interrupt request 26 input pin	143	-	D10
	INT26_1		102	86	J10
	INT27_0	External interrupt request 27 input pin	144	-	B9
	INT27_1		103	87	J9
	INT28_0	External interrupt request 28 input pin	25	-	H1
	INT28_1		104	88	H10
	INT29_0	External interrupt request 29 input pin	26	-	H2
	INT29_1		105	89	H9
	INT30_0	External interrupt request 30 input pin	139	-	C11
	INT30_1		163	133	F7
INT31_0	External interrupt request 31 input pin	140	-	D11	
INT31_1		164	134	B6	
NMIX	Non-Maskable Interrupt input pin	128	104	C13	

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
GPIO	P00	General-purpose I/O port 0	134	110	B13
	P01		135	111	A12
	P02		136	112	C12
	P03		137	113	B12
	P04		138	114	B11
	P05		8	8	D3
	P06		9	9	D4
	P07		10	10	E2
	P08		11	11	E3
	P09		12	12	E4
	P10		90	74	M13
	P11		91	75	M12
	P12	92	76	L13	
	P13	93	77	L12	
	P14	94	78	L11	
	P15	95	79	K13	
	P16	96	80	K12	
	P17	97	81	K14	
	P18	98	82	K11	
	P19	99	83	J13	
	P1A	100	84	J12	
	P1B	101	85	J11	
	P1C	102	86	J10	
	P1D	103	87	J9	
	P1E	104	88	H10	
	P1F	105	89	H9	
	P20	127	103	D13	
	P21	126	102	D12	
	P22	125	101	E13	
P23	124	100	E12		
P24	123	99	E11		
P25	122	98	E10		
P26	121	97	F13		
P27	120	96	F12		
P28	119	95	F11		
P29	118	94	F10		

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
GPIO	P30	General-purpose I/O port 3	28	-	H3
	P31		29	-	H4
	P32		30	-	H5
	P33		31	-	H6
	P34		32	-	J5
	P35		33	-	J4
	P36		34	26	J3
	P37		35	27	J2
	P38		36	28	K1
	P39		37	29	K2
	P3A		38	30	K3
	P3B		39	31	K4
	P3C		40	32	L1
	P3D		41	33	L2
	P3E		42	34	L3
	P3F		43	35	M2
	P40		46	38	N2
	P41		47	39	N3
	P42		48	40	M3
	P43	49	41	L4	
	P44	50	42	M4	
	P45	51	43	N4	
	P46	55	47	P5	
	P47	56	48	P6	
	P48	58	50	M5	
	P49	59	51	L5	
	P4A	60	52	K5	
	P4B	61	53	N6	
	P4C	62	54	M6	
	P4D	63	55	L6	
	P4E	64	56	K6	
	P50	13	13	E5	
	P51	14	14	F1	
	P52	15	15	F2	
	P53	16	16	F3	
	P54	17	17	F4	
	P55	18	18	F5	
	P56	19	19	F6	
	P57	20	20	G2	
	P58	21	21	G3	
	P59	22	22	G4	
	P5A	23	23	G5	
	P5B	24	24	G6	
P5C	25	-	H1		
P5D	26	-	H2		

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
GPIO	P60	General-purpose I/O port 6	169	139	C5
	P61		168	138	B5
	P62		167	137	E6
	P70	General-purpose I/O port 7	65	57	J6
	P71		66	58	N8
	P72		67	59	M8
	P73		68	60	L8
	P74		69	61	K8
	P75		70	62	P8
	P76		71	63	J8
	P77		72	64	P9
	P78		73	65	N9
	P79		74	66	M9
	P7A		75	67	L9
	P7B		76	-	K9
	P7C		77	-	P10
	P7D		78	-	N10
	P7E		79	-	L10
	P7F	80	-	K10	
	P80	General-purpose I/O port 8	174	142	A3
	P81		175	143	A2
	P82		130	106	D14
	P83		131	107	C14
	P90	General-purpose I/O port 9	139	-	C11
	P91		140	-	D11
	P92		141	-	B10
	P93		142	-	C10
	P94		143	-	D10
	P95		144	-	B9
	PA0	General-purpose I/O port A	2	2	B2
	PA1		3	3	C2
	PA2		4	4	C3
	PA3		5	5	D5
	PA4		6	6	D2
	PA5	7	7	D1	
PB0	General-purpose I/O port B	110	-	H13	
PB1		111	-	H12	
PB2		112	-	H11	
PB3		113	-	G13	
PB4		114	-	G12	
PB5		115	-	G11	
PB6		116	-	G10	
PB7	117	-	G9		



Module	Pin name	Function	Pin no		
			LQFP-176	LQFP-144	BGA-192
GPIO	PC0	General-purpose I/O port C	145	115	C9
	PC1		146	116	B8
	PC2		147	117	D9
	PC3		148	118	E9
	PC4		149	119	F9
	PC5		150	120	C8
	PC6		151	121	D8
	PC7		152	122	E8
	PC8		153	123	A10
	PC9		154	124	F8
	PCA		155	125	B7
	PCB		158	128	A7
	PCC		159	129	C7
	PCD		160	130	A6
	PCE		161	131	D7
	PCF		162	132	E7
	PD0		General-purpose I/O port D	163	133
	PD1	164		134	B6
	PD2	165		135	C6
	PD3	166		136	D6
	PE0	General-purpose I/O port E	84	68	N13
	PE2		86	70	P12
	PE3		87	71	P13
	PF0	General-purpose I/O port F*	81	-	M10
	PF1		82	-	N11
	PF2		83	-	M11
	PF3		170	-	B4
	PF4		171	-	C4
	PF5		172	140	B3
	PF6		128	104	C13

Module	Pin name	Function	Pin No.		
			LQFP-176	LQFP-144	BGA-192
Multi-function Serial 0	SIN0_0	Multi-function serial interface ch.0 input pin	126	102	D12
	SIN0_1		94	78	L11
	SIN0_2		114	-	G12
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	125	101	E13
	SOT0_1 (SDA0_1)		95	79	K13
	SOT0_2 (SDA0_2)		115	-	G11
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4).	124	100	E12
	SCK0_1 (SCL0_1)		96	80	K12
	SCK0_2 (SCL0_2)		116	-	G10
Multi-function Serial 1	SIN1_0	Multi-function serial interface ch.1 input pin	19	19	F6
	SIN1_1		91	75	M12
	SIN1_2		81	-	M10
	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	20	20	G2
	SOT1_1 (SDA1_1)		92	76	L13
	SOT1_2 (SDA1_2)		82	-	N11
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	21	21	G3
	SCK1_1 (SCL1_1)		93	77	L12
	SCK1_2 (SCL1_2)		83	-	M11

Module	Pin name	Function	Pin No.		
			LQFP-176	LQFP-144	BGA-192
Multi-function Serial 2	SIN2_0	Multi-function serial interface ch.2 input pin	67	59	M8
	SIN2_1		123	99	E11
	SIN2_2		97	81	K14
	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	68	60	L8
	SOT2_1 (SDA2_1)		122	98	E10
	SOT2_2 (SDA2_2)		98	82	K11
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	69	61	K8
	SCK2_1 (SCL2_1)		121	97	F13
	SCK2_2 (SCL2_2)		99	83	J13
Multi-function Serial 3	SIN3_0	Multi-function serial interface ch.3 input pin	70	62	P8
	SIN3_1		13	13	E5
	SIN3_2		58	50	M5
	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	71	63	J8
	SOT3_1 (SDA3_1)		14	14	F1
	SOT3_2 (SDA3_2)		59	51	L5
	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	72	64	P9
	SCK3_1 (SCL3_1)		15	15	F2
	SCK3_2 (SCL3_2)		60	52	K5

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Multi-function Serial 4	SIN4_0	Multi-function serial interface ch.4 input pin	165	135	C6
	SIN4_1		100	84	J12
	SIN4_2		8	8	D3
	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin.	164	134	B6
	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	101	85	J11
	SOT4_2 (SDA4_2)		9	9	D4
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin.	163	133	F7
	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	102	86	J10
	SCK4_2 (SCL4_2)		10	10	E2
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	161	131	D7
	RTS4_1		104	88	H10
	RTS4_2		12	12	E4
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	162	132	E7
	CTS4_1		103	87	J9
	CTS4_2		11	11	E3
Multi-function Serial 5	SIN5_0	Multi-function serial interface ch.5 input pin	169	139	C5
	SIN5_1		141	-	B10
	SIN5_2		34	26	J3
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	168	138	B5
	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	142	-	C10
	SOT5_2 (SDA5_2)		35	27	J2
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin.	167	137	E6
	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	143	-	D10
	SCK5_2 (SCL5_2)		36	28	K1

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Multi-function Serial 6	SIN6_0	Multi-function serial interface ch.6 input pin	16	16	F3
	SIN6_1		31	-	H6
	SIN6_2		170	-	B4
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin.	17	17	F4
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	30	-	H5
	SOT6_2 (SDA6_2)		171	-	C4
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin.	18	18	F5
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).	29	-	H4
	SCK6_2 (SCL6_2)		172	140	B3
Multi-function Serial 7	SIN7_0	Multi-function serial interface ch.7 input pin	22	22	G4
	SIN7_1		64	56	K6
	SIN7_2		110	-	H13
	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin.	23	23	G5
	SOT7_1 (SDA7_1)	This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	63	55	L6
	SOT7_2 (SDA7_2)		111	-	H12
	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin.	24	24	G6
	SCK7_1 (SCL7_1)	This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).	62	54	M6
	SCK7_2 (SCL7_2)		112	-	H11

Module	Pin name	Function	Pin No			
			LQFP-176	LQFP-144	BGA-192	
Multi-function Timer 0	DTTIOX_0	Input signal controlling wave form generator outputs RTO00 to RTO05 of multi-function timer 0.	37	29	K2	
	DTTIOX_1		104	88	H10	
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	32	-	J5	
	FRCK0_1		105	89	H9	
	FRCK0_2		91	75	M12	
	IC00_0	16-bit input capture ch.0 input pin of multi-function timer 0. ICxx describes channel number.	36	28	K1	
	IC00_1		100	84	J12	
	IC00_2		92	76	L13	
	IC01_0		35	27	J2	
	IC01_1		101	85	J11	
	IC01_2		93	77	L12	
	IC02_0		34	26	J3	
	IC02_1		102	86	J10	
	IC02_2		94	78	L11	
	IC03_0		33	-	J4	
	IC03_1		103	87	J9	
	IC03_2		95	79	K13	
	RTO00_0 (PPG00_0)		Wave form generator output of multi-function timer 0.	38	30	K3
	RTO00_1 (PPG00_1)		This pin operates as PPG00 when it is used in PPG0 output modes.	124	100	E12
	RTO01_0 (PPG00_0)		Wave form generator output of multi-function timer 0.	39	31	K4
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	123	99	E11	
	RTO02_0 (PPG02_0)	Wave form generator output of multi-function timer 0.	40	32	L1	
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	122	98	E10	
	RTO03_0 (PPG02_0)	Wave form generator output of multi-function timer 0.	41	33	L2	
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	121	97	F13	
	RTO04_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	42	34	L3	
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	120	96	F12	
	RTO05_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	43	35	M2	
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	119	95	F11	

Module	Pin name	Function	Pin No			
			LQFP-176	LQFP-144	BGA-192	
Multi-function Timer 1	DTTI1X_0	Input signal controlling wave form generator outputs RTO10 to RTO15 of multi-function timer 1.	19	19	F6	
	DTTI1X_1		58	50	M5	
	FRCK1_0	16-bit free-run timer ch.1 external clock input pin	2	2	B2	
	FRCK1_1		63	55	L6	
	IC10_0	16-bit input capture ch.1 input pin of multi-function timer 1. ICxx describes channel number.	3	3	C2	
	IC10_1		59	51	L5	
	IC11_0		4	4	C3	
	IC11_1		60	52	K5	
	IC12_0		5	5	D5	
	IC12_1		61	53	N6	
	IC13_0		6	6	D2	
	IC13_1		62	54	M6	
	RTO10_0 (PPG10_0)		Wave form generator output of multi-function timer 1.	13	13	E5
	RTO10_1 (PPG10_1)		This pin operates as PPG10 when it is used in PPG1 output modes.	46	38	N2
	RTO11_0 (PPG10_0)	Wave form generator output of multi-function timer 1.	14	14	F1	
	RTO11_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	47	39	N3	
	RTO12_0 (PPG12_0)	Wave form generator output of multi-function timer 1.	15	15	F2	
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	48	40	M3	
	RTO13_0 (PPG12_0)	Wave form generator output of multi-function timer 1.	16	16	F3	
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	49	41	L4	
	RTO14_0 (PPG14_0)	Wave form generator output of multi-function timer 1.	17	17	F4	
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	50	42	M4	
	RTO15_0 (PPG14_0)	Wave form generator output of multi-function timer 1.	18	18	F5	
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	51	43	N4	

Module	Pin name	Function	Pin No			
			LQFP-176	LQFP-144	BGA-192	
Multi-function Timer 2	DTTI2X_0	Input signal controlling wave form generator outputs RTO20 to RTO25 of multi-function timer 2.	12	12	E4	
	DTTI2X_1		26	-	H2	
	FRCK2_0	16-bit free-run timer ch.2 external clock input pin	128	104	C13	
	FRCK2_1		78	-	N10	
	IC20_0	16-bit input capture ch.2 input pin of multi-function timer 2. ICxx describes channel number.	13	13	E5	
	IC20_1		25	-	H1	
	IC21_0		14	14	F1	
	IC21_1		79	-	L10	
	IC22_0		15	15	F2	
	IC22_1		80	-	K10	
	IC23_0		16	16	F3	
	IC23_1		81	-	M10	
	RTO20_0 (PPG20_0)		Wave form generator output of multi-function timer 2.	2	2	B2
	RTO20_1 (PPG20_1)		This pin operates as PPG20 when it is used in PPG2 output modes.	139	-	C11
	RTO21_0 (PPG20_0)	Wave form generator output of multi-function timer 2.	3	3	C2	
	RTO21_1 (PPG20_1)	This pin operates as PPG20 when it is used in PPG2 output modes.	140	-	D11	
	RTO22_0 (PPG22_0)	Wave form generator output of multi-function timer 2.	4	4	C3	
	RTO22_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	141	-	B10	
	RTO23_0 (PPG22_0)	Wave form generator output of multi-function timer 2.	5	5	D5	
	RTO23_1 (PPG22_1)	This pin operates as PPG22 when it is used in PPG2 output modes.	142	-	C10	
	RTO24_0 (PPG24_0)	Wave form generator output of multi-function timer 2.	6	6	D2	
	RTO24_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	143	-	D10	
	RTO25_0 (PPG24_0)	Wave form generator output of multi-function timer 2.	7	7	D1	
	RTO25_1 (PPG24_1)	This pin operates as PPG24 when it is used in PPG2 output modes.	144	-	B9	



Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Quadrature Position/ Revolution Counter 0	AIN0_0	QPRC ch.0 AIN input pin	28	-	H3
	AIN0_1		59	51	L5
	AIN0_2		13	13	E5
	BIN0_0	QPRC ch.0 BIN input pin	29	-	H4
	BIN0_1		60	52	K5
	BIN0_2		14	14	F1
	ZIN0_0	QPRC ch.0 ZIN input pin	30	-	H5
	ZIN0_1		61	53	N6
	ZIN0_2		15	15	F2
Quadrature Position/ Revolution Counter 1	AIN1_0	QPRC ch.1 AIN input pin	73	65	N9
	AIN1_1		127	103	D13
	AIN1_2		62	54	M6
	BIN1_0	QPRC ch.1 BIN input pin	74	66	M9
	BIN1_1		126	102	D12
	BIN1_2		63	55	L6
	ZIN1_0	QPRC ch.1 ZIN input pin	75	67	L9
	ZIN1_1		125	101	E13
ZIN1_2	64		56	K6	
Quadrature Position/ Revolution Counter 2	AIN2_0	QPRC ch.2 AIN input pin	67	59	M8
	AIN2_1		170	-	B4
	AIN2_2		115	-	G11
	BIN2_0	QPRC ch.2 BIN input pin	68	60	L8
	BIN2_1		171	-	C4
	BIN2_2		116	-	G10
	ZIN2_0	QPRC ch.2 ZIN input pin	69	61	K8
	ZIN2_1		172	140	B3
ZIN2_2	117		-	G9	
USB0	UDM0	USB ch.0 device/host D – pin	174	142	A3
	UDP0	USB ch.0 device/host D + pin	175	143	A2
	UHCONX0	USB ch.0. USB external pull-up control pin	168	138	B5
USB1	UDM1	USB ch.1 device/host D – pin	130	106	D14
	UDP1	USB ch.1 device/host D + pin	131	107	C14
	UHCONX1	USB ch.1. USB external pull-up control pin	127	103	D13

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Ethernet	E_COL0	Ch.0 collision detection	154	124	F8
	E_COUT	Clock output for EtherPHY	158	128	A7
	E_CRSD0	Ch.0 carrier detection	155	125	B7
	E_MDC0	Ch.0 management clock	152	122	E8
	E_MDIO0	Ch.0 management data input/output	151	121	D8
	E_MDIO1	Ch.1 management data input/output	159	129	C7
	E_PPS0_PPS1	Ch.0 PTP counter monitor/ Ch.1 PTP counter monitor	167	137	E6
	E_RX00	Ch.0 received data0	149	119	F9
	E_RX01	Ch.0 received data1	148	118	E9
	E_RX02_RX10	Ch.0 received data2/ Ch.1 received data0	147	117	D9
	E_RX03_RX11	Ch.0 received data3/ Ch.1 received data1	146	116	B8
	E_RXCK0_REFCK	Ch.0 received clock input/ reference clock	153	123	A10
	E_RXDV0	Ch.0 received data enable	150	120	C8
	E_RXER0_RXDV1	Ch.0 received data error detection/ Ch.1 received data enable	145	115	C9
	E_TCK0_MDC1	Ch.0 transition clock input/ Ch.1 management clock	160	130	A6
	E_TX00	Ch.0 transition data0	165	135	C6
	E_TX01	Ch.0 transition data1	164	134	B6
	E_TX02_TX10	Ch.0 transition data2/ Ch.1 transition data0	163	133	F7
	E_TX03_TX11	Ch.0 transition data3/ Ch.1 transition data1	162	132	E7
	E_TXEN0	Ch.0 transition data enable	166	136	D6
E_TXER0_TXEN1	Ch.0 transition data error detection/ Ch.1 transition data enable	161	131	D7	

Module	Pin name	Function	Pin No		
			LQFP-176	LQFP-144	BGA-192
Reset	INITX	External Reset Input pin. A reset is valid when INITX="L".	57	49	N5
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	85	69	N12
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	84	68	N13
Power	VCC	Power supply Pin	1	1	C1
	VCC	Power supply Pin	45	37	N1
	VCC	Power supply Pin	54	46	P4
	VCC	Power supply Pin	89	73	M14
	VCC	Power supply Pin	133	109	A13
	USBVCC0	3.3V Power supply port for USB I/O	173	141	A4
	USBVCC1		129	105	E14
	ETHVCC	Power supply pin for Ethernet I/O	156	126	A9
GND	VSS	GND Pin	27	25	J1
	VSS	GND Pin	44	36	M1
	VSS	GND Pin	53	45	P3
	VSS	GND Pin	88	72	N14
	VSS	GND Pin	109	93	F14
	VSS	GND Pin	132	108	B14
	VSS	GND Pin	157	127	A11
	VSS	GND Pin	176	144	B1
	VSS	GND Pin	-	-	E1
	VSS	GND Pin	-	-	G1
	VSS	GND Pin	-	-	P7
	VSS	GND Pin	-	-	P11
	VSS	GND Pin	-	-	L14
	VSS	GND Pin	-	-	A8
	VSS	GND Pin	-	-	A5
	VSS	GND Pin	-	-	N7
	VSS	GND Pin	-	-	M7
	VSS	GND Pin	-	-	L7
	VSS	GND Pin	-	-	K7
	VSS	GND Pin	-	-	J7
	VSS	GND Pin	-	-	G7
	VSS	GND Pin	-	-	H7
	VSS	GND Pin	-	-	H8
	VSS	GND Pin	-	-	G8

Module	Pin name	Function	Pin No.		
			LQFP-176	LQFP-144	BGA-192
Clock	X0	Main clock (oscillation) input pin	86	70	P12
	X0A	Sub clock (oscillation) input pin	55	47	P5
	X1	Main clock (oscillation) I/O pin	87	71	P13
	X1A	Sub clock (oscillation) I/O pin	56	48	P6
	CROUT_0	Built-in high speed CR-osc clock output port	127	103	D13
	CROUT_1		152	122	E8
Analog Power	AVCC	A/D converter analog power supply pin	106	90	J14
	AVRH	A/D converter analog reference voltage input pin	107	91	H14
Analog GND	AVSS	A/D converter GND pin	108	92	G14
C pin	C	Power stabilization capacity pin	52	44	P2



\*: 5 V tolerant I/O



**Note:**

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.

**5. I/O Circuit Type**



Type	Circuit	Remarks
A	<p>The diagram for Type A shows two I/O blocks, X1 and X0. Each block has a pull-up resistor connected to a supply rail. Block X1 includes a P-ch transistor for digital output, an N-ch transistor for digital output, a pull-up resistor control signal, a digital input with standby mode control, and a clock input with a feedback resistor. Block X0 includes a P-ch transistor for digital output, an N-ch transistor for digital output, a pull-up resistor control signal, and a digital input with standby mode control. The circuit also shows various logic gates and control signals like Standby mode control.</p>	<p>It is possible to select the main oscillation / GPIO function</p> <p>When the main oscillation is selected.</p> <ul style="list-style-type: none"> <li>- Oscillation feedback resistor : Approximately 1 MΩ</li> <li>- With Standby mode control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>- CMOS level output.</li> <li>- CMOS level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- I<sub>OH</sub> = -4 mA, I<sub>OL</sub> = 4 mA</li> </ul>
B	<p>The diagram for Type B shows a pull-up resistor connected to a supply rail. The signal line passes through a resistor and an inverter to a digital input.</p>	<ul style="list-style-type: none"> <li>• CMOS level hysteresis input</li> <li>• Pull-up resistor : Approximately 50 kΩ</li> </ul>



Type	Circuit	Remarks
C		<ul style="list-style-type: none"> <li>- Open drain output</li> <li>- CMOS level hysteresis input</li> </ul>
D		<p>It is possible to select the sub oscillation / GPIO function</p> <p>When the sub oscillation is selected.</p> <ul style="list-style-type: none"> <li>- Oscillation feedback resistor : Approximately 5 MΩ</li> <li>- With Standby mode control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>- CMOS level output.</li> <li>- CMOS level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> </ul>

Type	Circuit	Remarks
E		<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>- When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> <li>- +B input is available</li> </ul>
F		<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- With input control</li> <li>- Analog input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>- When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> <li>- +B input is available</li> </ul>

Type	Circuit	Remarks
G	<p>The diagram shows a CMOS output stage. A pull-up resistor R is connected to the output node. The output node is driven by a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-ch MOSFET gate is connected to a pull-up resistor control signal. The N-ch MOSFET gate is connected to a standby mode control signal. The output node is also connected to a digital input through an inverter.</p>	<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -12 \text{ mA}</math>, <math>I_{OL} = 12 \text{ mA}</math></li> <li>- +B input is available</li> </ul>
H	<p>The diagram shows a complex digital I/O circuit. It includes several multiplexers and logic gates. The circuit is controlled by EBP and EBM signals. The outputs include: GPIO Digital output, GPIO Digital input/output direction, GPIO Digital input, GPIO Digital input circuit control, UDP (+) output, USB Full-speed/Low-speed control, UDP (+) input, Differential input, USB/GPIO select, UDM (-) input, UDM (-) output, USB Digital input/output direction, GPIO Digital output, GPIO Digital input/output direction, GPIO Digital input, and GPIO Digital input circuit control.</p>	<p>It is possible to select the USB I/O / GPIO function.</p> <p>When the USB I/O is selected.</p> <ul style="list-style-type: none"> <li>- Full-speed, Low-speed control</li> </ul> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- With standby mode control</li> <li>- <math>I_{OH} = -20.5 \text{ mA}</math>, <math>I_{OL} = 18.5 \text{ mA}</math></li> </ul>



Type	Circuit	Remarks
I		<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- 5 V tolerant</li> <li>- With standby mode control</li> <li>- <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>- Available to control of PZR registers.</li> <li>- When this pin is used as an <math>I^2C</math> pin, the digital output P-ch transistor is always off</li> </ul>
J		CMOS level hysteresis input

Type	Circuit	Remarks
K		<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- TTL level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> </ul>
L		<ul style="list-style-type: none"> <li>- CMOS level output</li> <li>- CMOS level hysteresis input</li> <li>- With pull-up resistor control</li> <li>- With standby mode control</li> <li>- Pull-up resistor : Approximately 50 kΩ</li> <li>- <math>I_{OH} = -8 \text{ mA}</math>, <math>I_{OL} = 8 \text{ mA}</math></li> <li>- When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> <li>- +B input is available</li> </ul>

## 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

#### Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity  
Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity  
When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil  
Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation  
Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame  
**CAUTION:** Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 7. Handling Devices

### Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu\text{F}$  be connected as a bypass capacitor between each Power supply pins and GND pin, between AVCC pin and AVSS pin near this device.

### Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ $\mu\text{s}$  when there is a momentary fluctuation on switching the power supply.

### Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

### Using an external clock

When using an external clock, the clock signal should be input to the X0,X0A pin only and the X1,X1A pin should be kept open.



### Handling when using Multi-function serial pin as I<sup>2</sup>C pin


If it is using multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disable. However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to external I<sup>2</sup>C bus system with power OFF.

### C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (CS) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 $\mu\text{F}$  would be recommended for this series.



### Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

### Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on: VCC → USBVCC0  
VCC → USBVCC1  
VCC → ETHVCC  
VCC → AVCC → AVRH

Turning off: AVRH → AVCC → VCC  
ETHVCC → VCC  
USBVCC1 → VCC  
USBVCC0 → VCC

### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

### Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

### Base Timer

In the case of using ch.8 and ch.9 at I/O mode 1 (timer full mode), the TIOA09 pin cannot be used for external startup trigger input (TGIN).

Be sure to use the pin with making ESG1 and ESG2 bits of the Timer Control Register (Ch.9-TMCR) in the Base Timer to be "0b00" in order to disable trigger input.

### 8. Block Diagram



**Note:**

- The following items vary depending on the package.
- A) Number of external bus interface pin
- B) Number of 12-bit A/D converter channel




## 9. Memory Size


See "Memory size" in "Product Lineup" to confirm the memory size.

## 10. Memory Map

### Memory Map (1)



## Memory Map (2)



See "MB9BD10T/610T/510T/410T/310T/210T/110T Series Flash programming Manual" for sector structure of Flash.

**Peripheral Address Map**

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	Flash memory I/F register
0x4000_1000	0x4000_FFFF		Reserved
0x4001_0000	0x4001_0FFF	APB0	Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF		Software Watchdog timer
0x4001_3000	0x4001_4FFF		Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		APB1
0x4002_1000	0x4002_1FFF	Multi-function timer unit1	
0x4002_2000	0x4002_3FFF	Multi-function timer unit2	
0x4002_4000	0x4002_4FFF	PPG	
0x4002_5000	0x4002_5FFF	Base Timer	
0x4002_6000	0x4002_6FFF	Quadrature Position/Revolution Counter (QPRC)	
0x4002_7000	0x4002_7FFF	A/D Converter	
0x4002_8000	0x4002_DFFF	Reserved	
0x4002_E000	0x4002_EFFF	Internal CR trimming	
0x4002_F000	0x4002_FFFF	Reserved	
0x4003_0000	0x4003_0FFF	APB2	
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_5FFF		Low Voltage Detector
0x4003_6000	0x4003_6FFF		USB-Ethernet clock generator
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External bus I/F
0x4004_0000	0x4004_FFFF		AHB
0x4005_0000	0x4005_FFFF	USB ch.1	
0x4006_0000	0x4006_0FFF	DMAC register	
0x4006_1000	0x4006_3FFF	Reserved	
0x4006_4000	0x4006_5FFF	Ethernet-MAC ch.0	
0x4006_6000	0x4006_6FFF	Ethernet-MAC setting Register	
0x4006_7000	0x4006_8FFF	Ethernet-MAC ch.1	
0x4006_9000	0x41FF_FFFF	Reserved	

## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ **INITX=0**

This is the period when the INITX pin is the "L" level.

■ **INITX=1**

This is the period when the INITX pin is the "H" level.

■ **SPL=0**

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB\_CTL) is set to "0".

■ **SPL=1**

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB\_CTL) is set to "1".

■ **Input enabled**

Indicates that the input function can be used.

■ **Internal input fixed at "0"**

This is the status that the input function cannot be used. Internal input is fixed at "L".

■ **Hi-Z**

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

■ **Setting disabled**

Indicates that the setting is disabled.

■ **Maintain previous state**

Maintains the state that was immediately prior to entering the current mode.  
If a built-in peripheral function is operating, the output follows the peripheral function.  
If the pin is being used as a port, that output is maintained.

■ **Analog input is enabled**

Indicates that the analog input is enabled.

■ **Trace output**

Indicates that the trace function can be used.

**List of Pin Status**

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
B	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*1/ Internal input fixed at "0"
C	INITX input pin	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	JTAG selected	Hi-Z	Pull-up/ Input enabled	Pull-up/ Input enabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z/ Internal input fixed at "0"
F	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output
	External interrupt enabled selected						Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
G	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
H	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
I	GPIO selected, resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
J	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
K	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
L	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
M	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
N	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or sleep mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
O	GPIO selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception
P	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Input enabled
Q	Ethernet input or output selected* <sup>3</sup>	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
R	Ethernet input or output pin selected* <sup>3</sup>	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	External interrupt enabled selected						
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"

\*1: Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, and STOP mode.

\*2: Oscillation is stopped at STOP mode.

\*3: When selected by EPFR14.E\_SPLC register.



## 12. Electrical Characteristics


### 12.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage* <sup>1,*2</sup>	V <sub>CC</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (for USB ch.0)* <sup>1,*3</sup>	USBV <sub>CC0</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (for USB ch.1)* <sup>1,*3</sup>	USBV <sub>CC1</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Power supply voltage (for Ethernet)* <sup>1,*4</sup>	ETHV <sub>CC</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Analog power supply voltage* <sup>1,*5</sup>	AV <sub>CC</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Analog reference voltage* <sup>1,*5</sup>	AV <sub>RH</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	
Input voltage* <sup>1</sup>	V <sub>I</sub>	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 6.5 V)	V	Except for USB pin and Ethernet-MAC pin
		V <sub>SS</sub> - 0.5	USBV <sub>CC0</sub> + 0.5 (≤ 6.5 V)	V	USB ch.0 pin
		V <sub>SS</sub> - 0.5	USBV <sub>CC1</sub> + 0.5 (≤ 6.5 V)	V	USB ch.1 pin
		V <sub>SS</sub> - 0.5	ETHV <sub>CC</sub> + 0.5 (≤ 6.5 V)	V	Ethernet-MAC pin
		V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	5V tolerant
Analog pin input voltage* <sup>1</sup>	V <sub>IA</sub>	V <sub>SS</sub> - 0.5	AV <sub>CC</sub> + 0.5 (≤ 6.5 V)	V	
Output voltage* <sup>1</sup>	V <sub>O</sub>	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	I <sub>CLAMP</sub>	-2	+2	mA	*9
Clamp total maximum current	∑ [I <sub>CLAMP</sub> ]		+20	mA	*9
"L" level maximum output current* <sup>6</sup>	I <sub>OL</sub>	-	10	mA	4 mA type
			20	mA	8 mA type
			20	mA	12 mA type
			39	mA	P80,P81,P82,P83
"L" level average output current* <sup>7</sup>	I <sub>OLAV</sub>	-	4	mA	4 mA type
			8	mA	8 mA type
			12	mA	12 mA type
			18.5	mA	P80,P81,P82,P83
"L" level total maximum output current	∑ I <sub>OL</sub>	-	100	mA	
"L" level total average output current* <sup>8</sup>	∑ I <sub>OLAV</sub>	-	50	mA	
"H" level maximum output current* <sup>6</sup>	I <sub>OH</sub>	-	- 10	mA	4 mA type
			- 20	mA	8 mA type
			- 20	mA	12 mA type
			- 39	mA	P80,P81,P82,P83
"H" level average output current* <sup>7</sup>	I <sub>OHAV</sub>	-	- 4	mA	4 mA type
			- 8	mA	8 mA type
			- 12	mA	12 mA type
			- 20.5	mA	P80,P81,P82,P83
"H" level total maximum output current	∑ I <sub>OH</sub>	-	- 100	mA	
"H" level total average output current* <sup>8</sup>	∑ I <sub>OHAV</sub>	-	- 50	mA	
Power consumption	P <sub>D</sub>	-	1000	mW	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	

\*1: These parameters are based on the condition that V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V.

\*2: V<sub>CC</sub> must not drop below V<sub>SS</sub> - 0.5 V.

- \*3: USBVcc0 and USBVcc1 must not drop below  $V_{ss} - 0.5\text{ V}$ .
- \*4: ETHVcc must not drop below  $V_{ss} - 0.5\text{ V}$ .
- \*5: Ensure that the voltage does not to exceed  $V_{cc} + 0.5\text{ V}$ , for example, when the power is turned on.
- \*6: The maximum output current is the peak value for a single pin.
- \*7: The average output is the average current for a single pin over a period of 100 ms.
- \*8: The total average output current is the average current for all pins over a period of 100 ms.
- \*9:
  - See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.
  - Use within recommended operating conditions.
  - Use at DC voltage (current) the +B input.
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
  - Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - The following is a recommended circuit example (I/O equivalent circuit).



**WARNING:**

- Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

**12.2 Recommended Operating Conditions**

 (V<sub>SS</sub> = AV<sub>SS</sub> = 0.0V)

Parameter	Symbol	Conditions	Value		Unit	Remarks	
			Min	Max			
Power supply voltage	V <sub>CC</sub>	-	2.7 <sup>*8</sup>	5.5	V		
Power supply voltage (3V power supply) for USB ch.0	USBV <sub>CC0</sub>	-	3.0	3.6 (≤ V <sub>CC</sub> )	V	*1	
			2.7	5.5 (≤ V <sub>CC</sub> )		*2	
Power supply voltage (3V power supply) for USB ch.1	USBV <sub>CC1</sub>	-	3.0	3.6 (≤ V <sub>CC</sub> )	V	*3	
			2.7	5.5 (≤ V <sub>CC</sub> )		*4	
Power supply voltage for Ethernet	ETHV <sub>CC</sub>	-	3.0	3.6 (≤ V <sub>CC</sub> )	V	*5	
			4.5	5.5 (≤ V <sub>CC</sub> )		*5	
			2.7	5.5 (≤ V <sub>CC</sub> )		*6	
Analog power supply voltage	AV <sub>CC</sub>	-	2.7	5.5	V	AV <sub>CC</sub> = V <sub>CC</sub>	
Analog reference voltage	AV <sub>RH</sub>	-	2.7	AV <sub>CC</sub>	V		
Smoothing capacitor	C <sub>S</sub>	-	1	10	μF	for built-in regulator <sup>*7</sup>	
Operating temperature	LQS144, LQP176, LBE192	T <sub>A</sub>	When mounted on four-layer PCB	- 40	+ 85	°C	

\*1: When P81/UDP0 and P80/UDM0 pin are used as USB (UDP0, UDM0).

\*2: When P81/UDP0 and P80/UDM0 pin are used as GPIO (P81, P80).

\*3: When P83/UDP1 and P82/UDM1 pin are used as USB (UDP1, UDM1).

\*4: When P83/UDP1 and P82/UDM1 pin are used as GPIO (P83, P82).

\*5: When the pins in "•Ethernet-MAC pins" except P62/E\_PPS0\_PPS1/SCK5\_0/ADTG\_3 pin are used as Ethernet-MAC pin.

\*6: When the pins in "•Ethernet-MAC pins" except P62/E\_PPS0\_PPS1/SCK5\_0/ADTG\_3 pin are used as function pins other than Ethernet-MAC pin.

\*7: See "C pin" in "Handling Devices" for the connection of the smoothing capacitor.

\*8: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.

**WARNING:**

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

**Ethernet-MAC pins**

Pin Name	Ethernet-MAC function	Except for Ethernet-MAC function	Power Supply type
P62/E_PPS0_PPS1/SCK5_0/ADTG_3	E_PPS0_PPS1*	P62 /SCK5_0/ADTG_3	Vcc
PC0/E_RXER0_RXDV1	E_RXER0_RXDV1	PC0	ETHVcc
PC1/E_RX03_RX11	E_RX03_RX11	PC1	
PC2/E_RX02_RX10	E_RX02_RX10	PC2	
PC3/E_RX01/TIOA06_1	E_RX01	PC3/TIOA06_1	
PC4/E_RX00/TIOA08_2	E_RX00	PC4/TIOA08_2	
PC5/E_RXDV0/TIOA10_2	E_RXDV0	PC5/TIOA10_2	
PC6/E_MDIO0/TIOA14_0	E_MDIO0	PC6/TIOA14_0	
PC7/E_MDC0/CROUT_1	E_MDC0	PC7/CROUT_1	
PC8/E_RXCK0_REFCK	E_RXCK0_REFCK	PC8	
PC9/E_COL0	E_COL0	PC9	
PCA/E_CRS0	E_CRS0	PCA	
PCB/E_COUT	E_COUT	PCB	
PCC/E_MDIO1	E_MDIO1	PCC	
PCD/E_TCK0_MDC1	E_TCK0_MDC1	PCD	
PCE/E_TXER0_TXEN1/RTS4_0/TIOB06_1	E_TXER0_TXEN	PCE/RTS4_0/TIOB06_1	
PCF/E_TX03_TX11/CTS4_0/TIOB08_2	E_TX03_TX11	PCF/CTS4_0/TIOB08_2	
PD0/E_TX02_TX10/SCK4_0/TIOB10_2/INT30_1	E_TX02_TX10	PD0/SCK4_0/TIOB10_2/INT30_1	
PD1/E_TX01/SOT4_0/TIOB14_0/INT31_1	E_TX01	PD1/SOT4_0/TIOB14_0/INT31_1	
PD2/E_TX00/SIN4_0/TIOA03_2/INT00_2	E_TX00	PD2/TIOA03_2/INT00_2	
PD3/E_TXEN0/TIOB03_2	E_TXEN0	PD3/TIOB03_2	

\*: It is used to confirm the PTP counter cycle in Ethernet-MAC by wave forms.

## 12.3 DC Characteristics

### 12.3.1 Current Rating

(V<sub>CC</sub> = AV<sub>CC</sub> = USBV<sub>CC0</sub> = USBV<sub>CC1</sub> = ETHV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ* <sup>3</sup>	Max* <sup>4</sup>		
RUN mode current	I <sub>CC</sub>	VCC	PLL RUN mode CPU: 144 MHz, Peripheral: 72 MHz, Flash 2 Wait, TraceBuffer: ON, FRWTR.RWT = 10, FSYNDN.SD = 000, FBFCR.BE = 1	100	180	mA	*1, *5
			PLL RUN mode CPU: 72 MHz, Peripheral: 72 MHz, Flash 0 Wait, TraceBuffer: OFF, FRWTR.RWT = 00, FSYNDN.SD = 000, FBFCR.BE = 0	65	135	mA	*1, *5
			High-speed CR RUN mode CPU/ Peripheral: 4 MHz* <sup>2</sup> , Flash 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	6	57.8	mA	*1
			Sub RUN mode CPU/ Peripheral: 32 kHz, Flash 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	1.3	51.7	mA	*1, *6
			Low-speed CR RUN mode CPU/ Peripheral: 100 kHz, Flash 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	1.3	51.7	mA	*1
SLEEP mode current	I <sub>CCS</sub>	VCC	PLL SLEEP mode Peripheral: 72 MHz	30	89	mA	*1, *5
			High-speed CR SLEEP mode Peripheral: 4 MHz* <sup>2</sup>	4.5	55.9	mA	*1
			Sub SLEEP mode Peripheral: 32 kHz	1.2	51.6	mA	*1, *6
			Low-speed CR SLEEP mode Peripheral: 100 kHz	1.2	51.6	mA	*1

\*1: When all ports are fixed, Ethernet is stopped.

\*2: When setting it to 4MHz by trimming.

\*3: T<sub>A</sub>=+25°C, V<sub>CC</sub>=5.5 V

\*4: T<sub>A</sub>=+85°C, V<sub>CC</sub>=5.5 V

\*5: When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

\*6: When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

(V<sub>CC</sub> = AV<sub>CC</sub> = USBV<sub>CC0</sub> = USBV<sub>CC1</sub> = ETHV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Typ*2	Max*2			
TIMER mode current	I <sub>CCCT</sub>	VCC	Main TIMER mode	T <sub>A</sub> = + 25°C, When LVD is off	4	10	mA	*1, *3
				T <sub>A</sub> = + 85°C, When LVD is off	-	55	mA	*1, *3
			Sub TIMER mode	T <sub>A</sub> = + 25°C, When LVD is off	1.1	5	mA	*1, *4
				T <sub>A</sub> = + 85°C, When LVD is off	-	50	mA	*1, *4
STOP mode current	I <sub>CCCH</sub>	STOP mode	T <sub>A</sub> = + 25°C, When LVD is off	1	5	mA	*1	
			T <sub>A</sub> = + 85°C, When LVD is off	-	50	mA	*1	

\*1: When all ports are fixed.

\*2: V<sub>CC</sub>=5.5 V

\*3: When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

\*4: When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

### Low-Voltage Detection Current

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Low-voltage detection circuit (LVD) power supply current	I <sub>CCLVD</sub>	VCC	At operation for interrupt	4	7	μA	At not detect

### Flash Memory Current

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Flash memory write/erase current	I <sub>CCFLASH</sub>	VCC	At Write/Erase	12	14	mA	

### A/D Converter Current

(V<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = AV<sub>RL</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Power supply current	I <sub>CCAD</sub>	AVCC	At 1unit operation	0.57	0.72	mA	
			At stop	0.06	35	μA	
Reference power supply current	I <sub>CCAVRH</sub>	AVRH	At 1unit operation AVRH=5.5 V	1.1	1.96	mA	
			At stop	0.06	4	μA	

**12.3.2 Pin Characteristics**

(V<sub>CC</sub> = USBV<sub>CC0</sub> = USBV<sub>CC1</sub> = ETHV<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage (hysteresis input)	V <sub>IHS</sub>	CMOS hysteresis input pin, MD0, MD1	-	V <sub>CC</sub> (ETHV <sub>CC</sub> ) × 0.8	-	V <sub>CC</sub> (ETHV <sub>CC</sub> ) + 0.3	V	*1
		5V tolerant input pin	-	V <sub>CC</sub> × 0.8	-	V <sub>SS</sub> + 5.5	V	
		TTL Schmitt input pin	-	2.0	-	ETHV <sub>CC</sub> + 0.3	V	
"L" level input voltage (hysteresis input)	V <sub>ILS</sub>	CMOS hysteresis input pin, MD0, MD1	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> (ETHV <sub>CC</sub> ) × 0.2	V	*1
		5V tolerant input pin	-	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	V	
		TTL Schmitt input pin	-	V <sub>SS</sub> - 0.3	-	0.8	V	
"H" level output voltage	V <sub>OH</sub>	4mA type	V <sub>CC</sub> (ETHV <sub>CC</sub> ) ≥ 4.5 V, I <sub>OH</sub> = - 4 mA	V <sub>CC</sub> (ETHV <sub>CC</sub> ) - 0.5	-	V <sub>CC</sub> (ETHV <sub>CC</sub> )	V	*1
			V <sub>CC</sub> (ETHV <sub>CC</sub> ) < 4.5 V, I <sub>OH</sub> = - 2 mA					
		8mA type	ETHV <sub>CC</sub> ≥ 4.5 V, I <sub>OH</sub> = - 8 mA	ETHV <sub>CC</sub> - 0.5	-	ETHV <sub>CC</sub>	V	*1
			ETHV <sub>CC</sub> < 4.5 V, I <sub>OH</sub> = - 4 mA					
		12mA type	V <sub>CC</sub> ≥ 4.5 V, I <sub>OH</sub> = - 12 mA	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
			V <sub>CC</sub> < 4.5 V, I <sub>OH</sub> = - 8 mA					
P80, P81, P82, P83	USBV <sub>CC</sub> ≥ 4.5 V, I <sub>OH</sub> = - 20.5 mA	USBV <sub>CC</sub> - 0.4	-	USBV <sub>CC</sub>	V	*2		
	USBV <sub>CC</sub> < 4.5 V, I <sub>OH</sub> = - 13.0 mA							

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	V <sub>OL</sub>	4 mA type	V <sub>CC</sub> (ETHV <sub>CC</sub> ) ≥ 4.5 V, I <sub>OL</sub> = 4 mA	V <sub>SS</sub>	-	0.4	V	*1
			V <sub>CC</sub> (ETHV <sub>CC</sub> ) < 4.5 V, I <sub>OL</sub> = 2 mA					
		8 mA type	ETHV <sub>CC</sub> ≥ 4.5 V, I <sub>OL</sub> = 8 mA	V <sub>SS</sub>	-	0.4	V	*1
			ETHV <sub>CC</sub> < 4.5 V, I <sub>OL</sub> = 4 mA					
		12 mA type	V <sub>CC</sub> ≥ 4.5 V, I <sub>OL</sub> = 12 mA	V <sub>SS</sub>	-	0.4	V	
			V <sub>CC</sub> < 4.5 V, I <sub>OL</sub> = 8 mA					
		P80, P81, P82, P83	USBV <sub>CC</sub> ≥ 4.5 V, I <sub>OL</sub> = 18.5 mA	V <sub>SS</sub>	-	0.4	V	*2
			USBV <sub>CC</sub> < 4.5 V, I <sub>OL</sub> = 10.5 mA					
Input leak current	I <sub>IL</sub>	-	-	- 5	-	+ 5	μA	
Pull-up resistance value	R <sub>PU</sub>	Pull-up pin	V <sub>CC</sub> ≥ 4.5 V	25	50	100	kΩ	
			V <sub>CC</sub> < 4.5 V	30	80	200		
Input capacitance	C <sub>IN</sub>	Other than V <sub>CC</sub> , USBV <sub>CC0</sub> , USBV <sub>CC1</sub> , ETHV <sub>CC</sub> , V <sub>SS</sub> , AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH	-	-	5	15	pF	

\*1: The power supply type varies depending on the pin position.

For example, power supply A (power supply B) shows that either of power supply A or power supply B becomes a power supply voltage.

\*2: USBV<sub>CC0</sub> and USBV<sub>CC1</sub> are described as USBV<sub>CC</sub>.




**12.4 AC Characteristics**
**12.4.1 Main Clock Input Characteristics**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Input frequency	F <sub>CH</sub>	X0, X1	V <sub>CC</sub> ≥ 4.5 V	4	50	MHz	When crystal oscillator is connected	
			V <sub>CC</sub> < 4.5 V	4	20			
			V <sub>CC</sub> ≥ 4.5 V	4	50	MHz	When using external clock	
			V <sub>CC</sub> < 4.5 V	4	20			
Input clock cycle	t <sub>CY<sub>LH</sub></sub>		V <sub>CC</sub> ≥ 4.5 V	20	250	ns	When using external clock	
			V <sub>CC</sub> < 4.5 V	50	250			
Input clock pulse width	-			P <sub>WH</sub> /t <sub>CY<sub>LH</sub></sub> , P <sub>WL</sub> /t <sub>CY<sub>LH</sub></sub>	45	55	%	When using external clock
Input clock rise time and fall time	t <sub>CF</sub> , t <sub>CR</sub>			-	-	5	ns	When using external clock
Internal operating clock* <sup>1</sup> frequency	F <sub>CM</sub>	-	-	-	144	MHz	Master clock	
	F <sub>CC</sub>	-	-	-	144	MHz	Base clock (HCLK/FCLK)	
	F <sub>CP0</sub>	-	-	-	72	MHz	APB0 bus clock* <sup>2</sup>	
	F <sub>CP1</sub>	-	-	-	72	MHz	APB1 bus clock* <sup>2</sup>	
	F <sub>CP2</sub>	-	-	-	72	MHz	APB2 bus clock* <sup>2</sup>	
Internal operating clock* <sup>1</sup> cycle time	t <sub>CY<sub>CC</sub></sub>	-	-	6.94	-	ns	Base clock (HCLK/FCLK)	
	t <sub>CY<sub>CP0</sub></sub>	-	-	13.8	-	ns	APB0 bus clock* <sup>2</sup>	
	t <sub>CY<sub>CP1</sub></sub>	-	-	13.8	-	ns	APB1 bus clock* <sup>2</sup>	
	t <sub>CY<sub>CP2</sub></sub>	-	-	13.8	-	ns	APB2 bus clock* <sup>2</sup>	

\*1: For more information about each internal operating clock, see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".


\*2: For about each APB bus which each peripheral is connected to, see "Block Diagram" in this data sheet.



**12.4.2 Sub Clock Input Characteristics**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input frequency	1/t <sub>CYLL</sub>	X0A, X1A	-	-	32.768	-	kHz	When crystal oscillator is connected
			-	32	-	100		kHz
Input clock cycle	t <sub>CYLL</sub>		-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		P <sub>WH</sub> /t <sub>CYLL</sub> , P <sub>WL</sub> /t <sub>CYLL</sub>	45	-	55	%	When using external clock


**12.4.3 Internal CR Oscillation Characteristics**
**High-speed Internal CR**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	F <sub>CRH</sub>	T <sub>A</sub> = + 25°C	3.96	4	4.04	MHz	When trimming*
		T <sub>A</sub> = 0°C to + 70°C	3.84	4	4.16		
		T <sub>A</sub> = - 40°C to + 85°C	3.8	4	4.2		
		T <sub>A</sub> = - 40°C to + 85°C	3	4	5		When not trimming
Frequency stability time	t <sub>CRWT</sub>	-	-	-	90	μs	*2

\*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

\*2: Frequency stable time is time to stable of the frequency of the High-speed CR clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

**Low-speed Internal CR**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	F <sub>CRL</sub>	-	50	100	150	kHz	

**12.4.4 Operating Conditions of Main and USB/Ethernet PLL (In the case of using main clock for input of PLL)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	F <sub>PLLI</sub>	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	200	-	300	MHz	
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	-	-	144	MHz	
USB/Ethernet clock frequency* <sup>3</sup>	F <sub>CLKSPLL</sub>	-	-	50	MHz	After the M frequency division

\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

\*3: For more information about USB/Ethernet clock, see "CHAPTER 2-3: USB/Ethernet Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part".

**12.4.5 Operating Conditions of Main PLL (In the case of using high-speed internal CR)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	F <sub>PLLI</sub>	3.8	4	4.2	MHz	
PLL multiple rate	-	50	-	71	multiple	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	190	-	300	MHz	
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	-	-	144	MHz	


\*1: Time from when the PLL starts operating until the oscillation stabilizes.

\*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

**Note:**

- Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.




**12.4.6 Reset Input Characteristics**
*(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)*

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

**12.4.7 Power-on Reset Timing**
*(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)*


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply shut down time	t <sub>OFF</sub>	V <sub>CC</sub>	-	50	-	-	ms	*1
Power ramp rate	dV/dt		V <sub>CC</sub> :0.2V to 2.70V	0.9	-	1000	mV/μs	*2
Time until releasing Power-on reset	t <sub>PRT</sub>		-	0.46	-	0.76	ms	

\*1: V<sub>CC</sub> must be held below 0.2V for minimum period of t<sub>OFF</sub>. Improper initialization may occur if this condition is not met.

\*2: This dV/dt characteristic is applied at the power-on of cold start (t<sub>OFF</sub>>50ms).

**Note:**

- If t<sub>OFF</sub> cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12. 4. 6.


**Glossary**

VDH: detection voltage of Low Voltage detection reset. See “12.7 Low-Voltage Detection Characteristics”

**12.4.8 External Bus Timing**
**External bus clock output characteristics**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Output frequency	t <sub>CYCLE</sub>	MCLKOUT* <sup>1</sup>	V <sub>CC</sub> ≥ 4.5 V	-	50* <sup>2</sup>	MHz
			V <sub>CC</sub> < 4.5 V	-	32* <sup>3</sup>	MHz


\*1: External bus clock (MCLKOUT) is divided clock of HCLK.

For more information about setting of clock divider, see "CHAPTER 12: External Bus Interface" in "FM3 Family PERIPHERAL MANUAL".

When external bus clock is not output, this characteristic does not give any effect on external bus operation.


\*2: When AHB bus clock frequency is more than 100 MHz, the divider setting for MCLKOUT must be more than 4.

\*3: When AHB bus clock frequency is more than 64 MHz, the divider setting for MCLKOUT must be more than 4.


**External bus signal input/output characteristics**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	V <sub>IH</sub>	-	0.8 × V <sub>CC</sub>	V	
	V <sub>IL</sub>		0.2 × V <sub>CC</sub>	V	
Signal output characteristics	V <sub>OH</sub>	-	0.8 × V <sub>CC</sub>	V	
	V <sub>OL</sub>		0.2 × V <sub>CC</sub>	V	




**Separate Bus Access Asynchronous SRAM Mode**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
MOEX Min pulse width	t <sub>OEW</sub>	MOEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xn</sub> -3	-	ns
MCSX ↓ → Address output delay time	t <sub>CSL - AV</sub>	MCSX[7:0], MAD[24:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	-9 -12	+9 +12	ns
MOEX ↑ → Address hold time	t <sub>OEH - AX</sub>	MOEX, MAD[24:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
MCSX ↓ → MOEX ↓ delay time	t <sub>CSL - OEL</sub>	MOEX, MCSX[7:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xm</sub> -9 MCLK <sub>xm</sub> -12	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
MOEX ↑ → MCSX ↑ time	t <sub>OEH - CSH</sub>	MCSX[7:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
MCSX ↓ → MDQM ↓ delay time	t <sub>CSL - RDQML</sub>	MCSX, MDQM[1:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xm</sub> -9 MCLK <sub>xm</sub> -12	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
Data set up → MOEX ↑ time	t <sub>DS - OE</sub>	MOEX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	20 38	- -	ns
MOEX ↑ → Data hold time	t <sub>DH - OE</sub>	MOEX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	-	ns
MWEX Min pulse width	t <sub>WEW</sub>	MWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xn</sub> -3	-	ns
MWEX ↑ → Address output delay time	t <sub>WEH - AX</sub>	MWEX, MAD[24:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
MCSX ↓ → MWEX ↓ delay time	t <sub>CSL - WEL</sub>	MWEX, MCSX[7:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xn</sub> -9 MCLK <sub>xn</sub> -12	MCLK <sub>xn</sub> +9 MCLK <sub>xn</sub> +12	ns
MWEX ↑ → MCSX ↑ delay time	t <sub>WEH - CSH</sub>	MCSX[7:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns
MCSX ↓ → MDQM ↓ delay time	t <sub>CSL - WDQML</sub>	MCSX, MDQM[1:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK <sub>xn</sub> -9 MCLK <sub>xn</sub> -12	MCLK <sub>xn</sub> +9 MCLK <sub>xn</sub> +12	ns
MCSX ↓ → Data output time	t <sub>CSL - DV</sub>	MCSX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLK-9 MCLK-12	MCLK+9 MCLK+12	ns
MWEX ↑ → Data hold time	t <sub>WEH - DX</sub>	MWEX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLK <sub>xm</sub> +9 MCLK <sub>xm</sub> +12	ns

**Note:**

- When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)



**Separate Bus Access Synchronous SRAM Mode**


 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Address delay time	t <sub>AV</sub>	MCLK, MAD[24:0]	V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
MCSX delay time	t <sub>CSL</sub>	MCLK, MCSX[7:0]	V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
	t <sub>CSH</sub>		V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
MOEX delay time	t <sub>REL</sub>	MCLK, MOEX	V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
	t <sub>REH</sub>		V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
Data set up → MCLK ↑ time	t <sub>DS</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	19	-	ns
			V <sub>CC</sub> < 4.5 V	37		
MCLK ↑ → Data hold time	t <sub>DH</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	0	-	ns
			V <sub>CC</sub> < 4.5 V			
MWEX delay time	t <sub>WEL</sub>	MCLK, MWEX	V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
	t <sub>WEH</sub>		V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
MDQM[1:0] delay time	t <sub>DQML</sub>	MCLK, MDQM[1:0]	V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
	t <sub>DQMH</sub>		V <sub>CC</sub> ≥ 4.5 V	1	9	ns
			V <sub>CC</sub> < 4.5 V		12	
MCLK ↑ → Data output time	t <sub>OD</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	MCLK+1	MCLK+18	ns
			V <sub>CC</sub> < 4.5 V		MCLK+24	
MCLK ↑ → Data hold time	t <sub>OD</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	1	18	ns
			V <sub>CC</sub> < 4.5 V		24	

**Note:**

- When the external load capacitance = 30 pF.






## Multiplexed Bus Access Asynchronous SRAM Mode

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Multiplexed address delay time	t <sub>ALE-CHMADV</sub>	MALE, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	0	10	ns
			V <sub>CC</sub> < 4.5 V		20	
Multiplexed address hold time	t <sub>CHMADH</sub>	MALE, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	MCLKxn+0	MCLKxn+10	ns
			V <sub>CC</sub> < 4.5 V	MCLKxn+0	MCLKxn+20	

**Note:**

- When the external load capacitance = 30 pF. (m = 0 to 15, n = 1 to 16)




**Multiplexed Bus Access Synchronous SRAM Mode**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MALE delay time	t <sub>CHAL</sub>	MCLK, ALE	V <sub>CC</sub> ≥ 4.5 V	1	9	ns	
			V <sub>CC</sub> < 4.5 V		12		
	t <sub>CHAH</sub>		V <sub>CC</sub> ≥ 4.5 V	1	9	ns	
			V <sub>CC</sub> < 4.5 V		12		
MCLK ↑ → Multiplexed Address delay time	t <sub>CHMADV</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V	1	t <sub>OD</sub>	ns	
			V <sub>CC</sub> < 4.5 V				
MCLK ↑ → Multiplexed Data output time	t <sub>CHMADX</sub>		V <sub>CC</sub> ≥ 4.5 V	1	t <sub>OD</sub>	ns	
			V <sub>CC</sub> < 4.5 V				

**Note:**

- When the external load capacitance = 30pF.




**NAND Flash Mode**



 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
MNREX Min pulse width	t <sub>NREW</sub>	MNREX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLKxn-3	-	ns
Data setup → MNREX↑time	t <sub>DS-NRE</sub>	MNREX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	20 38	- -	ns
MNREX↑→ Data hold time	t <sub>DH-NRE</sub>	MNREX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	-	ns
MNALE↑→ MNWEX delay time	t <sub>ALEH-NWEL</sub>	MNALE, MNWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLKxm-9 MCLKxm-12	MCLKxm+9 MCLKxm+12	ns
MNALE↓→ MNWEX delay time	t <sub>ALEL-NWEL</sub>	MNALE, MNWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLKxm-9 MCLKxm-12	MCLKxm+9 MCLKxm+12	ns
MNCLE↑→ MNWEX delay time	t <sub>CLEH-NWEL</sub>	MNCLE, MNWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLKxm-9 MCLKxm-12	MCLKxm+9 MCLKxm+12	ns
MNWEX↑→ MNCLE delay time	t <sub>NWEH-CLEL</sub>	MNCLE, MNWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLKxm+9 MCLKxm+12	ns
MNWEX Min pulse width	t <sub>NWEW</sub>	MNWEX	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	MCLKxn-3	-	ns
MNWEX↓→ Data output time	t <sub>NWEL-DV</sub>	MNWEX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	-9 -12	+9 +12	ns
MNWEX↑→ Data hold time	t <sub>NWEH-DX</sub>	MNWEX, MADATA[15:0]	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	0	MCLKxm+9 MCLKxm+12	ns

**Note:**

- When the external load capacitance = 30 pF. (m=0 to 15, n=1 to 16)






## External Ready Input Timing


(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MCLK ↑ MRDY input setup time	t <sub>RDYI</sub>	MCLK, MRDY	V <sub>CC</sub> ≥ 4.5 V	19	-	ns	
			V <sub>CC</sub> < 4.5 V	37			

When RDY is input




When RDY is released




**12.4.9 Base Timer Input Timing**
**Timer input timing**
*(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)*

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ , $t_{TIWL}$	TIOAn/TIOBn (when using as ECK, TIN)	-	$2t_{CYCP}$	-	ns	


**Trigger input timing**
*(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)*

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	TIOAn/TIOBn (when using as TGIN)	-	$2t_{CYCP}$	-	ns	


**Note:**

- $t_{CYCP}$  indicates the APB bus clock cycle time.
- About the APB bus number which Base Timer is connected to, see "Block Diagram" in this data sheet.

**12.4.10 CSIO/UART Timing**
**CSIO (SPI = 0, SCINV = 0)**



 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	V <sub>CC</sub> < 4.5 V		V <sub>CC</sub> ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Master mode	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCKx, SINx		50	-	30	-	ns
SCK ↑ → SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx	Slave mode	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK ↓ → SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx		-	50	-	30	ns
SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCKx, SINx		10	-	10	-	ns
SCK ↑ → SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance = 30 pF.







**CSIO (SPI = 0, SCINV = 1)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	V <sub>CC</sub> < 4.5 V		V <sub>CC</sub> ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Master mode	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		50	-	30	-	ns
SCK ↓ → SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>LSLH</sub>	SCKx	Slave mode	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx		-	50	-	30	ns
SIN → SCK ↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		10	-	10	-	ns
SCK ↓ → SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance = 30 pF.





**CSIO (SPI = 1, SCINV = 0)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	V <sub>CC</sub> < 4.5 V		V <sub>CC</sub> ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Master mode	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCKx, SINx		50	-	30	-	ns
SCK ↓ → SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
SOT → SCK ↓ delay time	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns	
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx	Slave mode	-	50	-	30	ns
SIN → SCK ↓ setup time	t <sub>IVSLE</sub>	SCKx, SINx		10	-	10	-	ns
SCK ↓ → SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance = 30 pF.





**CSIO (SPI = 1, SCINV = 1)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	V <sub>CC</sub> < 4.5 V		V <sub>CC</sub> ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Master mode	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCKx, SINx		50	-	30	-	ns
SCK ↑ → SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx	t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns	
SCK ↓ → SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx	Slave mode	-	50	-	30	ns
SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCKx, SINx		10	-	10	-	ns
SCK ↑ → SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns


**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.  
About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.  
For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance = 30 pF.


**UART external clock input (EXT = 1)**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value		Unit	Remarks
			Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>	C <sub>L</sub> = 30 pF	t <sub>CYCP</sub> + 10	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>		t <sub>CYCP</sub> + 10	-	ns	
SCK fall time	t <sub>F</sub>		-	5	ns	
SCK rise time	t <sub>R</sub>		-	5	ns	




**12.4.11 External Input Timing**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>INH</sub> , t <sub>INL</sub>	ADTG	-	2t <sub>CYCP</sub> *	-	ns	A/D converter trigger input
		FRCKx					Free-run timer input clock
		ICxx					Input capture
		DTTixX	-	2t <sub>CYCP</sub> *	-	ns	Wave form generator
		INTxx, NMIX	Except Timer mode, Stop mode	2t <sub>CYCP</sub> + 100*	-	ns	External interrupt NMI
	Timer mode, Stop mode	500	-	ns			

 \*: t<sub>CYCP</sub> indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet.






**12.4.12 Quadrature Position/Revolution Counter timing**




 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
AIN pin "H" width	t <sub>AHL</sub>	-	2t <sub>CYCP</sub> *	-	ns
AIN pin "L" width	t <sub>ALL</sub>	-			
BIN pin "H" width	t <sub>BHL</sub>	-			
BIN pin "L" width	t <sub>BLL</sub>	-			
BIN rise time from AIN pin "H" level	t <sub>AUBU</sub>	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "H" level	t <sub>BUAD</sub>	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "L" level	t <sub>ADBD</sub>	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "L" level	t <sub>BDAU</sub>	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "H" level	t <sub>BUAU</sub>	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "H" level	t <sub>AUBD</sub>	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "L" level	t <sub>BDAD</sub>	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin "L" level	t <sub>ADBU</sub>	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t <sub>ZHL</sub>	QCR:CGSC="0"			
ZIN pin "L" width	t <sub>ZLL</sub>	QCR:CGSC="0"			
AIN/BIN rise and fall time from determined ZIN level	t <sub>ZABE</sub>	QCR:CGSC="1"			
Determined ZIN level from AIN/BIN rise and fall time	t <sub>ABEZ</sub>	QCR:CGSC="1"			

 \*: t<sub>CYCP</sub> indicates the APB bus clock cycle time.

About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.






**12.4.13 I<sup>2</sup>C Timing**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Standard-mode		Fast-mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t <sub>HDSTA</sub>	C <sub>L</sub> = 30 pF, R = (V <sub>p</sub> /I <sub>OL</sub> )* <sup>1</sup>	4.0	-	0.6	-	μs	
SCLclock "L" width	t <sub>LOW</sub>		4.7	-	1.3	-	μs	
SCLclock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs	
(Repeated) START setup time SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45* <sup>2</sup>	0	0.9* <sup>3</sup>	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		250	-	100	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t <sub>BUF</sub>		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>		8 MHz ≤ f <sub>CYCP</sub> ≤ 40 MHz	2 t <sub>CYCP</sub> * <sup>4</sup>	-	2 t <sub>CYCP</sub> * <sup>4</sup>	-	ns
		40 MHz < f <sub>CYCP</sub> ≤ 60 MHz	3 t <sub>CYCP</sub> * <sup>4</sup>	-	3 t <sub>CYCP</sub> * <sup>4</sup>	-	ns	*5
		60 MHz < f <sub>CYCP</sub> ≤ 72 MHz	4 t <sub>CYCP</sub> * <sup>4</sup>	-	4 t <sub>CYCP</sub> * <sup>4</sup>	-	ns	*5

- \*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V<sub>p</sub> indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.
- \*2: The maximum t<sub>HDDAT</sub> must satisfy that it does not extend at least "L" period (t<sub>LOW</sub>) of device's SCL signal.
- \*3: A Fast-mode I<sup>2</sup>C bus device can be used on a Standard-mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".
- \*4: t<sub>CYCP</sub> is the APB bus clock cycle time.  
About the APB bus number which I<sup>2</sup>C is connected to, see "Block Diagram" in this data sheet.  
To use Standard-mode, set the APB bus clock at 2 MHz or more.  
To use Fast-mode, set the APB bus clock at 8 MHz or more.
- \*5: The number of steps of the noise filter can be changed with register settings.  
Change the number of the noise filter steps according to APB2 bus clock frequency.




**12.4.14 ETM Timing**
*(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)*

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Data hold	$t_{ETMH}$	TRACECLK, TRACED[3:0]	$V_{CC} \geq 4.5\text{ V}$	2	9	ns	
			$V_{CC} < 4.5\text{ V}$	2	15		
TRACECLK frequency	$1/t_{TRACE}$	TRACECLK	$V_{CC} \geq 4.5\text{ V}$	-	50	MHz	
			$V_{CC} < 4.5\text{ V}$	-	32	MHz	
TRACECLK cycle time	$t_{TRACE}$	TRACECLK	$V_{CC} \geq 4.5\text{ V}$	20	-	ns	
			$V_{CC} < 4.5\text{ V}$	31.25	-	ns	

**Note:**

- When the external load capacitance = 30 pF.




**12.4.15 JTAG Timing**

 (V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
TMS, TDI setup time	t <sub>JTAGS</sub>	TCK, TMS, TDI	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	15	-	ns	
TMS, TDI hold time	t <sub>JTAGH</sub>	TCK, TMS, TDI	V <sub>CC</sub> ≥ 4.5 V V <sub>CC</sub> < 4.5 V	15	-	ns	
TDO delay time	t <sub>JTAGD</sub>	TCK, TDO	V <sub>CC</sub> ≥ 4.5 V	-	25	ns	
			V <sub>CC</sub> < 4.5 V	-	45		

**Note:**

- When the external load capacitance = 30 pF.



## 12.4.16 Ethernet-MAC Timing


### RMIITx transmission (100Mbps/10Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V\*<sup>1</sup>)  
(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C, C<sub>L</sub>=25pF)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Reference Clock Cycle time* <sup>2</sup>	t <sub>REFCYC</sub>	E_RXCK0_REFCK	20 ns (typical)	-	-	ns
Reference Clock High pulse width duty	t <sub>REFCYCH</sub>	E_RXCK0_REFCK	t <sub>REFCYCH</sub> / t <sub>REFCYC</sub>	35	65	%
Reference Clock Low pulse width duty	t <sub>REFCYCL</sub>	E_RXCK0_REFCK	t <sub>REFCYCL</sub> / t <sub>REFCYC</sub>	35	65	%
REFCK ↑ → Transmitted data Delay time (ch.0)	t <sub>RMIITX</sub>	E_TX01, E_TX00, E_TXEN0	-	-	12	ns
REFCK ↑ → Transmitted data Delay time (ch.1)		E_TX03_TX11, E_TX02_TX10, E_TXER0_TXEN1				

\*1: When ETHV=4.5 V to 5.5 V, it is recommended to add a series resistor at the output pin to suppress the output current.

\*2: The reference clock is fixed to 50 MHz in the RMIITx specifications. The clock accuracy should meet the PHY-device specifications.




**RMII receiving (100Mbps/10Mbps)**

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V)  
(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C, C<sub>L</sub>=25pF)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Reference Clock Cycle time*	t <sub>REFCYC</sub>	E_RXCK0_REFCK	20 ns (typical)	-	-	ns
Reference Clock High pulse width duty	t <sub>REFCYCH</sub>	E_RXCK0_REFCK	t <sub>REFCYCH</sub> / t <sub>REFCYC</sub>	35	65	%
Reference Clock Low pulse width duty	t <sub>REFCYCL</sub>	E_RXCK0_REFCK	t <sub>REFCYCL</sub> / t <sub>REFCYC</sub>	35	65	%
Received data → REFCK↑ Setup time(ch.0)	t <sub>RMIRXS</sub>	E_RX01, E_RX00, E_RXDV0	-	4	-	ns
Received data → REFCK↑ Setup time(ch.1)		E_RX03_RX11, E_RX02_RX10, E_RXER0_RXDV1				
REFCK ↑ → Received data Hold time(ch.0)	t <sub>RMIRXH</sub>	E_RX01, E_RX00, E_RXDV0	-	2	-	ns
REFCK ↑ → Received data Hold time (ch.1)		E_RX03_RX11, E_RX02_RX10, E_RXER0_RXDV1				

\*: The reference clock is fixed to 50 MHz in the RMII specifications.  
The clock accuracy should meet the PHY-device specifications.




## Management Interface

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V)  
(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C, C<sub>L</sub>=25pF)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Management Clock Cycle time* (ch.0)	t <sub>MDCYC</sub>	E_MDC0	-	400	-	ns
Management Clock Cycle time* (ch.1)		E_TCK0_MDC1				
Management Clock High pulse width duty (ch.0)	t <sub>MDCYCH</sub>	E_MDC0	t <sub>MDCYCH</sub> / t <sub>MDCYC</sub>	45	55	%
Management Clock High pulse width duty (ch.1)		E_TCK0_MDC1				
Management Clock Low pulse width duty (ch.0)	t <sub>MDCYCL</sub>	E_MDC0	t <sub>MDCYCL</sub> / t <sub>MDCYC</sub>	45	55	%
Management Clock Low pulse width duty (ch.1)		E_TCK0_MDC1				
MDC ↓ → MDIO Delay time (ch.0)	t <sub>MDO</sub>	E_MDIO0	-	-	60	ns
MDC ↓ → MDIO Delay time (ch.1)		E_MDIO1				
MDIO → MDC ↑ Setup time (ch.0)	t <sub>MDIS</sub>	E_MDIO0	-	20	-	ns
MDIO → MDC ↑ Setup time (ch.1)		E_MDIO1				
MDC ↑ → MDIO Hold time (ch.0)	t <sub>MDIH</sub>	E_MDIO0	-	0	-	ns
MDC ↑ → MDIO Hold time (ch.1)		E_MDIO1				

\*: The clock time should be set to a value greater than the minimum value by setting the Ether-MAC setting register.






## MII transmission (100Mbps/10Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V\*<sup>1</sup>)  
(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C, C<sub>L</sub>=25pF)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Transmission Clock Cycle time* <sup>2</sup>	t <sub>TXCYC</sub>	E_TCK0_MDC1	100 Mbps, 40 ns (typical)	-	-	ns
			10 Mbps, 400 ns (typical)	-	-	ns
Transmission Clock High pulse width duty	t <sub>TXCYCH</sub>	E_TCK0_MDC1	t <sub>TXCYCH</sub> / t <sub>TXCYC</sub>	35	65	%
Transmission Clock Low pulse width duty	t <sub>TXCYCL</sub>	E_TCK0_MDC1	t <sub>TXCYCL</sub> / t <sub>TXCYC</sub>	35	65	%
TXCK ↑ → Transmitted data Delay time	t <sub>MIITX</sub>	E_TX03_TX11, E_TX02_TX10, E_TX01, E_TX00, E_TXEN0, E_TXER0_TXEN1	-	-	24	ns

\*1: When ETHV=4.5 V to 5.5 V, it is recommended to add a series resistor at the output pin to suppress the output current.

\*2: The transmission clock is fixed to 25 MHz or 2.5 MHz in the MII specifications.  
The clock accuracy should meet the PHY-device specifications.




## MII receiving (100Mbps/10Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V)  
(V<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C, C<sub>L</sub>=25pF)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Receiving Clock Cycle time*	t <sub>RXCYC</sub>	E_RXCK0_REFCK	100 Mbps, 40 ns (typical)	-	-	ns
			10 Mbps, 400 ns (typical)	-	-	ns
Receiving Clock High pulse width duty	t <sub>RXCYCH</sub>	E_RXCK0_REFCK	t <sub>RXCYCH</sub> / t <sub>RXCYC</sub>	35	65	%
Receiving Clock Low pulse width duty	t <sub>RXCYCL</sub>	E_RXCK0_REFCK	t <sub>RXCYCL</sub> / t <sub>RXCYC</sub>	35	65	%
Received data → REFCK ↑ Setup time	t <sub>MIIRXS</sub>	E_RX03_RX11, E_RX02_RX10, E_RX01, E_RX00, E_RXDV0, E_RXER0_RXDV1	-	5	-	ns
REFCK ↑ → Received data Hold time	t <sub>MIIRXH</sub>	E_RX03_RX11, E_RX02_RX10, E_RX01, E_RX00, E_RXDV0, E_RXER0_RXDV1	-	2	-	ns

\*: The receiving clock 100 Mbps is fixed to 25 MHz or 2.5 MHz in the MII specifications.  
The clock accuracy should meet the PHY-device specifications.



## 12.5 12-bit A/D Converter

### Electrical characteristics for the A/D converter

(V<sub>CC</sub> = AV<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-	-	± 4.5	LSB	AVRH = 2.7 V to 5.5 V
Differential Nonlinearity	-	-	-	-	± 2.5	LSB	
Zero transition voltage	V <sub>ZT</sub>	ANxx	-	-	± 15	mV	
Full-scale transition voltage	V <sub>FST</sub>	ANxx	-	-	AVRH ± 15	mV	
Conversion time	-	-	1.0* <sup>1</sup>	-	-	μs	AV <sub>CC</sub> ≥ 4.5 V
			1.2* <sup>1</sup>	-	-		AV <sub>CC</sub> < 4.5 V
Sampling time	T <sub>s</sub>	-	*2	-	-	ns	AV <sub>CC</sub> ≥ 4.5 V
			*2	-	-		AV <sub>CC</sub> < 4.5 V
Compare clock cycle* <sup>3</sup>	T <sub>ck</sub>	-	50	-	2000	ns	
State transition time to operation permission	T <sub>stt</sub>	-	-	-	1.0	μs	
Analog input capacity	C <sub>AIN</sub>	-	-	-	12.9	pF	
Analog input resistance	R <sub>AIN</sub>	-	-	-	2	kΩ	AV <sub>CC</sub> ≥ 4.5 V
					3.8		AV <sub>CC</sub> < 4.5 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AV <sub>SS</sub>	-	AVRH	V	
Reference voltage	-	AVRH	2.7	-	AV <sub>CC</sub>	V	

\*1: The Conversion time is the value of sampling time (T<sub>s</sub>) + compare time (T<sub>c</sub>).

The condition of the minimum conversion time is the following.

AV<sub>CC</sub> ≥ 4.5 V, HCLK=120 MHz sampling time: 300 ns compare time: 700 ns

AV<sub>CC</sub> < 4.5 V, HCLK=120 MHz sampling time: 500 ns compare time: 700 ns

Ensure that it satisfies the value of the sampling time (T<sub>s</sub>) and compare clock cycle (T<sub>ck</sub>).

For setting of the sampling time and compare clock cycle, see "CHAPTER 1-1: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

The registers setting of the A/D Converter are reflected in the operation according to the APB bus clock timing.


The sampling clock and compare clock is generated from the Base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data sheet.

\*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1).

\*3: Compare time (T<sub>c</sub>) is the value of (Equation 2).



(Equation 1)  $T_s \geq (R_{AIN} + R_{ext}) \times C_{AIN} \times 9$

T<sub>s</sub>: Sampling time

R<sub>AIN</sub>: Input resistance of A/D = 2 kΩ at 4.5 V ≤ AV<sub>CC</sub> ≤ 5.5 V  
 Input resistance of A/D = 3.8 kΩ at 2.7 V ≤ AV<sub>CC</sub> < 4.5 V

C<sub>AIN</sub>: Input capacity of A/D = 12.9 pF at 2.7 V ≤ AV<sub>CC</sub> ≤ 5.5 V

R<sub>ext</sub>: Output impedance of external circuit


(Equation 2)  $T_c = T_{cck} \times 14$

T<sub>c</sub>: Compare time

T<sub>cck</sub>: Compare clock cycle

**Definition of 12-bit A/D Converter Terms**

- Resolution : Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity : Deviation of the line between the zero-transition point (0b000000000000 ←→ 0b000000000001) and the full-scale transition point (0b111111111110 ←→ 0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



## 12.6 USB characteristics


The USB characteristics of ch.0 and those of ch.1 are the same.  
 USBVcc0 and USBVcc1 are described as USBVcc below.

(Vcc = 2.7V to 5.5V, USBVcc = 3.0V to 3.6V, Vss = 0V, TA = - 40°C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input characteristics	Input "H" level voltage	V <sub>IH</sub>	-	2.0	USBVcc + 0.3	V	*1
	Input "L" level voltage	V <sub>IL</sub>	-	Vss - 0.3	0.8	V	*1
	Differential input sensitivity	V <sub>DI</sub>	-	0.2	-	V	*2
	Different common mode range	V <sub>CM</sub>	-	0.8	2.5	V	*2
Output characteristics	Output "H" level voltage	V <sub>OH</sub>	External pull-down resistance= 15kΩ	2.8	3.6	V	*3
	Output "L" level voltage	V <sub>OL</sub>	External pull-up resistance= 1.5kΩ	0.0	0.3	V	*3
	Crossover voltage	V <sub>CRS</sub>	-	1.3	2.0	V	*4
	Rise time	t <sub>FR</sub>	Full-Speed	4	20	ns	*5
	Fall time	t <sub>FF</sub>	Full-Speed	4	20	ns	*5
	Rise/ fall time matching	t <sub>FRFM</sub>	Full-Speed	90	111.11	%	*5
	Output impedance	Z <sub>DRV</sub>	Full-Speed	28	44	Ω	*6
	Rise time	t <sub>LR</sub>	Low-Speed	75	300	ns	*7
	Fall time	t <sub>LF</sub>	Low-Speed	75	300	ns	*7
	Rise/ fall time matching	t <sub>LRFM</sub>	Low-Speed	80	125	%	*7


\*1: The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within V<sub>IL</sub> (Max) = 0.8 V, V<sub>IH</sub> (Min) = 2.0 V (TTL input standard).  
 There are some hysteresis to lower noise sensitivity.

\*2: Use differential-Receiver to receive USB differential data signal.  
 Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.  
 Above voltage range is the common mode input voltage range.




\*3: The output drive capability of the driver is below 0.3 V at Low-State (V<sub>OL</sub>) (to 3.6 V and 1.5 kΩ load), and 2.8 V or above (to ground and 1.5 kΩ load) at High-State (V<sub>OH</sub>).


\*4: The cross voltage of the external differential output signal (D + /D - ) of USB I/O buffer is within 1.3 V to 2.0 V.




\*5: They indicate rise time (Trise) and fall time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.



\*6: USB Full-speed connection is performed via twist pair cable shield with  $90\Omega \pm 15\%$  characteristic impedance (Differential Mode). USB standard defines that output impedance of USB driver must be in range from  $28\Omega$  to  $44\Omega$ . So, discrete series resistor ( $R_s$ ) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with  $25\Omega$  to  $30\Omega$  (recommendation value  $27\Omega$ ) series resistor  $R_s$ .




\*7: They indicate rise time ( $T_{rise}$ ) and fall time ( $T_{fall}$ ) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Figure " Low-Speed Load (Compliance Load)" for conditions of external load.




**Low-Speed Load (Upstream Port Load) - Reference 1**



**Low-Speed Load (Downstream Port Load) - Reference 2**



**Low-Speed Load (Compliance Load)**



## 12.7 Low-Voltage Detection Characteristics

### 12.7.1 Low-Voltage Detection Reset

(T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises

### 12.7.2 Interrupt of Low-Voltage Detection

(T<sub>A</sub> = - 40°C to + 85°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH		3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH		3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH		3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH		3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH		3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH		3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T <sub>LVDW</sub>	-	-	-	4032 × t <sub>CYCP</sub> *	μs	

\*: t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

## 12.8 Flash Memory Write/Erase Characteristics

### 12.8.1 Write / Erase time

(V<sub>CC</sub> = 2.7V to 5.5V, T<sub>A</sub> = - 40°C to + 85°C)

Parameter		Value		Unit	Remarks
		Typ*	Max*		
Sector erase time	Large Sector	0.7	3.7	s	Includes write time prior to internal erase
	Small Sector	0.3	1.1		
Half word (16-bit) write time		12	384	μs	Not including system-level overhead time.
Chip erase time		13.6	68	s	Includes write time prior to internal erase

\*: The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

### 12.8.2 Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

\*: At average + 85°C

## 12.9 Return Time from Low-Power Consumption Mode

### 12.9.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


#### Return Count Time

( $V_{CC} = 2.7V$  to  $5.5V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
SLEEP mode	Ticnt	t <sub>cycc</sub>		ns	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		40	80	μs	
Low-speed CR TIMER mode		453	737	μs	
Sub TIMER mode		453	737	μs	
STOP mode		453	737	μs	


\*: The maximum value depends on the accuracy of built-in CR.

#### Operation example of return from Low-Power consumption mode (by external interrupt\*)



\*: External interrupt is set to detecting fall edge.

Operation example of return from Low-Power consumption mode (by internal resource interrupt\*)



\*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

**Notes:**

- The return factor is different in each Low-Power consumption modes.
- See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL about the return factor from Low-Power consumption mode.
- When interrupt recovers, the operation mode that CPU recovers depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".

**12.9.2 Return Factor: Reset**

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


**Return Count Time**


( $V_{CC} = 2.7V$  to  $5.5V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
SLEEP mode	Trcnt	321	461	$\mu s$	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		321	461	$\mu s$	
Low-speed CR TIMER mode		441	701	$\mu s$	
Sub TIMER mode		441	701	$\mu s$	
STOP mode		441	701	$\mu s$	

\*: The maximum value depends on the accuracy of built-in CR.

**Operation example of return from Low-Power consumption mode (by INITX)**



**Operation example of return from low power consumption mode (by internal resource reset\*)**


\*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

**Notes:**

- The return factor is different in each Low-Power consumption modes.
- See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recovers depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "12.4.7.Power-on Reset Timing in 12.4. AC Characteristics in 12.Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.


**13. Ordering Information**

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9BF616SPMC-GK7E1	512 Kbyte	64 Kbyte	Plastic · LQFP 144-pin (0.5 mm pitch), (LQS144)	Tray
MB9BF617SPMC-GK7E1	768 Kbyte	96 Kbyte		
MB9BF618SPMC-GK7E1	1 Mbyte	128 Kbyte		
MB9BF616TPMC-GK7E1	512 Kbyte	64 Kbyte	Plastic · LQFP 176-pin (0.5 mm pitch), (LQP176)	
MB9BF617TPMC-GK7E1	768 Kbyte	96 Kbyte		
MB9BF618TPMC-GK7E1	1 Mbyte	128 Kbyte		
MB9BF616TBGL-GK7E1	512 Kbyte	64 Kbyte	Plastic · PFBGA 192-pin (0.8 mm pitch), (LBE192)	
MB9BF617TBGL-GK7E1	768 Kbyte	96 Kbyte		
MB9BF618TBGL-GK7E1	1 Mbyte	128 Kbyte		



### 14. Package Dimensions

Package Type	Package Code
LQFP 176	LQP176




SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
c	0.09	—	0.20
D	26.00 BSC		
D1	24.00 BSC		
e	0.50 BSC		
E	26.00 BSC		
E1	24.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°

**NOTES**

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Package Type	Package Code
LQFP 144	LQS144



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
c	0.09	—	0.20
D	22.00 BSC		
D1	20.00 BSC		
e	0.50 BSC		
E	22.00 BSC		
E1	20.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70


### NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 144 LEAD LQFP  
20.0X20.0X1.7 MM LQS144 REV\*A

002-13015 \*A

Package Type	Package Code
FBGA 192	LBE192



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.45
A1	0.25	0.35	0.45
D	12.00 BSC		
E	12.00 BSC		
D1	10.40 BSC		
E1	10.40 BSC		
MD	14		
ME	14		
n	192		
Φb	0.35	0.45	0.55
eD	0.80 BSC		
eE	0.80 BSC		
SD/SE	0.40 BSC		

### NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. n IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- △ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- △ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- △ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK. METALLIZED MARK INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

## 15. Major Changes

Spancion Publication Number: DS706-00014

Page	Section	Change Results
Revision 1.0		
-	-	Initial release
Revision 2.0		
9 to 11	PIN ASSIGNMENT	Added the description of "Note".
63, 64	HANDLING DEVICES	<ul style="list-style-type: none"> <li>Revised the description of "•C pin".</li> <li>Added the description of "•Base Timer".</li> </ul>
65	BLOCK DIAGRAM	Corrected the figure. <ul style="list-style-type: none"> <li>TIOA: input → input/output</li> <li>TIOB: output → input</li> </ul>
69	MEMORY MAP	Added the Address.
77	ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	<ul style="list-style-type: none"> <li>Added the "Smoothing capacitor (C<sub>S</sub>)".</li> <li>Added the footnote.</li> </ul>
83	4. AC Characteristics (1) Main Clock Input Characteristics	Added "Internal operating clock frequency (F <sub>CM</sub> ): Master clock".
85	(4-1) Operating Conditions of Main and USB/Ethernet PLL (In the case of using main clock for input of PLL)	<ul style="list-style-type: none"> <li>Added "Main PLL clock frequency (F<sub>CLKPLL</sub>)".</li> <li>Added "USB/Ethernet clock frequency (F<sub>CLKSPLL</sub>)".</li> </ul>
	(4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR)	
117	5. 12-bit A/D Converter Electrical Characteristics for the A/D Converter	<ul style="list-style-type: none"> <li>Added the Symbol.</li> <li>Deleted the following Pin name. <ul style="list-style-type: none"> <li>"Sampling time"</li> <li>"Compare clock cycle"</li> <li>"State transition time to operation permission"</li> <li>"Analog input capacity"</li> <li>"Analog input resistance"</li> </ul> </li> <li>Corrected the value of "Compare clock cycle (T<sub>ck</sub>)". Max: 10000 → 2000</li> </ul>
Revision 2.1		
-	-	Company name and layout design change
Revision 3.0		
2	Features External Bus Interface	Added the description of Maximum area size
2	Features USB Interface Ethernet-MAC	Added the description of PLL for USB and Ethernet
2	Features USB Interface	Added the size of each EndPoint
9, 10	Pin Assignment	Added SWCLK and SWDIO and SWO
52 to 57	I/O Circuit Type	<ul style="list-style-type: none"> <li>Added the description of I<sup>2</sup>C to the type of E, F, I, L</li> <li>Added about +B input</li> </ul>
62	Handling Devices	Added "Stabilizing power supply voltage"
62	Handling Devices Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
63	Handling Devices C Pin	Changed the description
65	Block Diagram	Modified the block diagram
67	Memory Map · Memory map(1)	Modified the area of "External Device Area"

Page	Section	Change Results
68	Memory Map · Memory map(2)	Added the summary of Flash memory sector and the note
75, 76	Electrical Characteristics 1. Absolute Maximum Ratings	<ul style="list-style-type: none"> <li>· Added the Clamp maximum current</li> <li>· Added the output current of P80, P81, P82, P83</li> <li>· Added about +B input</li> </ul>
77	Electrical Characteristics 2. Recommended Operation Conditions	<ul style="list-style-type: none"> <li>· Modified the minimum value of Analog reference voltage</li> <li>· Added Smoothing capacitor</li> <li>· Added the note about less than the minimum power supply voltage</li> </ul>
79, 80	Electrical Characteristics 3. DC Characteristics (1) Current rating	<ul style="list-style-type: none"> <li>· Changed the table format</li> <li>· Added Main TIMER mode current</li> <li>· Added Flash Memory Current</li> <li>· Moved A/D Converter Current</li> </ul>
84	Electrical Characteristics 4. AC Characteristics (3) Built-in CR Oscillation Characteristics	Added Frequency stability time at Built-in high-speed CR
86	Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	<ul style="list-style-type: none"> <li>· Added Time until releasing Power-on reset</li> <li>· Changed the figure of timing</li> </ul>
88 to 90	Electrical Characteristics 4. AC Characteristics (7) External Bus Timing	Modified Data output time
97 to 104	Electrical Characteristics 4. AC Characteristics (9) CSIO/UART Timing	<ul style="list-style-type: none"> <li>· Modified from UART Timing to CSIO/UART Timing</li> <li>· Changed from Internal shift clock operation to Master mode</li> <li>· Changed from External shift clock operation to Slave mode</li> </ul>
116	Electrical Characteristics 5. 12bit A/D Converter	<ul style="list-style-type: none"> <li>· Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage</li> <li>· Added Conversion time at AVcc &lt; 4.5 V</li> <li>· Modified Stage transition time to operation permission</li> <li>· Modified the minimum value of Reference voltage</li> </ul>
125 to 128	Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
129	Ordering Information	Change to full part number

**Note:**

- Please see "Document History" about later revised information.

## Document History

Document Title: MB9B610T Series 32-bit ARM® Cortex®-M3 FM3 Microcontroller  
 Document Number: 002-04677

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	TOYO	02/10/2015	Migrated to Cypress and assigned document number 002-04677. No change to document contents or format.
*A	5195177	TOYO	04/01/2016	Updated to Cypress format.
*B	5560212	YSKA	03/09/2017	<p>Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rising time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/μs]" and added some comments (<a href="#">Page 83</a>)</p> <p>Added Notes for JTAG (<a href="#">Page 51</a>), Changed "J-TAG" to "JTAG" in "4 List of Pin Functions" (<a href="#">Page 32</a>)</p> <p>Updated Package code and dimensions as follows (<a href="#">Page 8-11, 127-130</a>)</p> <p>FPT-144P-M08 -&gt; LQS144, FPT-176P-M07 -&gt; LQP176, BGA-192P-M06 -&gt; LBE192</p> <p>Change the name from "USB Function" to "USB Device" (<a href="#">Page 1, 7, 48</a>)</p> <p>Corrected the following statement Analog port input current → Analog port input leak current in chapter 12.5. 12-bit A/D Converter (<a href="#">Page 114</a>)</p> <p>Added the Baud rate spec in "12.4.10 CSIO/UART Timing".(<a href="#">Page 95, 97, 99, 101</a>)</p> <p>Deleted MPNs below from "13. Ordering Information" (<a href="#">Page 127</a>)</p> <p>MB9BF616SPMC-GE1, MB9BF616TBGL-GE1, MB9BF616TPMC-GE1, MB9BF617SPMC-GE1, MB9BF617TBGL-GE1, MB9BF617TPMC-GE1, MB9BF618SPMC-GE1, MB9BF618TBGL-GE1, MB9BF618TPMC-GE1</p> <p>Added MPNs below to "13. Ordering Information" (<a href="#">Page 127</a>)</p> <p>MB9BF616SPMC-GK7E1, MB9BF616TBGL-GK7E1, MB9BF616TPMC-GK7E1, MB9BF617SPMC-GK7E1, MB9BF617TBGL-GK7E1, MB9BF617TPMC-GK7E1, MB9BF618SPMC-GK7E1, MB9BF618TBGL-GK7E1, MB9BF618TPMC-GK7E1</p>
*C	5797506	YSAT	07/11/2017	Adapted new Cypress logo

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.