

16-Mbit (1 M × 16) Static RAM

Features

- High speed
 □ t_{AA} = 10 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active power
 □ I_{CC} = 90 mA typical
- Low CMOS standby power
 □ I_{SB2} = 20 mA typical
- Operating voltages of 3.3 ± 0.3 V
- 1.0 V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Available in Pb-free 54-pin TSOP II package

Functional Description

The CY7C10612G and CY7C10612GE are high performance CMOS fast static RAM devices with embedded ECC. both device are offered in single chip enable option. The CY7C10612GE device includes an error indication pin that signals an error-detection and correction event during a read cycle.

 $\overline{\text{To}}$ write to the device, take Chip Enables $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ input LOW. If Byte Low Enable $\overline{(BLE)}$ is LOW, then data from I/O pins $\overline{(I/O_0)}$ through $\overline{I/O_7}$, is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{A_{19}}$. If Byte High Enable $\overline{(BHE)}$ is LOW, then data from I/O pins $\overline{(I/O_8)}$ through $\overline{I/O_{15}}$ is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{A_{19}}$.

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O $_8$ to I/O $_1$ 5. See Truth Table on page 14 for a complete description of Read and Write modes.

The input or output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).


On the CY7C10612GE devices the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = high). See the Truth Table on page 14 for a complete description of read and write modes.

The CY7C10612G and CY7C10612GE are available in a 54-pin TSOP II package.


For a complete list of related documentation, click here.



Logic Block Diagram - CY7C10612G



Logic Block Diagram – CY7C10612GE



PRELIMINARY



Contents

Selection Guide	4
Pin Configurations	4
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	10
Truth Table	14
ERR Output - CY7C10612GE	14

Ordering Information	15
Ordering Code Definitions	
Package Diagrams	
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	
• •	




Selection Guide

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	110	mA
Maximum CMOS Standby Current	30	mA

Pin Configurations

Figure 1. 54-pin TSOP II Pinout (Top View) [1] CY7C10612G




Note

NC pins are not connected on the die.



Pin Configurations (continued)

Figure 2. 54-pin TSOP II Pinout with ERR (Top View) $^{[2,\ 3]}$ CY7C10612GE



Note

- 2. NC pins are not connected on the die.
- 3. ERR is an Output pin. If not used, this pin should be left floating.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V $_{\rm CC}$ Relative to GND $^{[4]}$ –0.5 V to V $_{\rm CC}$ + 0.5 V DC Voltage Applied to Outputs in High Z State $^{[4]}$ -0.5 V to V $_{\rm CC}$ + 0.5 V

DC Input Voltage [4]	0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Dovemeter	Description	Toot Condit	iono	10 ns			l lmi4
Parameter	Description	lest Condit	Test Conditions		Typ ^[5]	Max	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min, I_{OH} = -4.0) mA	2.2	-	_	
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 8 m/	4	_	-	0.4	V
V _{IH} ^[4]	Input HIGH Voltage	_		2.0	-	V _{CC} + 0.3	V
V _{IL} ^[4]	Input LOW Voltage	_		-0.3	-	0.8	
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	$GND \le V_{IN} \le V_{CC}$		-	+1.0	
I _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}, O$	$GND \le V_{OUT} \le V_{CC}$, Output disabled			+1.0	μΑ
		V _{CC} = Max,	f = 100 MHz	_	90.0	110.0	
I _{CC}	Operating Supply Current	I _{OUT} = 0 mA,	f = 66.7 MHz	_	70.0	80.0	
		CMOS levels					
	Automatic CE Power-down	Max V _{CC} , CE ≥ V _{IH} [5]	V_{CC} , $\overline{CE} \ge V_{IH}^{[5]}$,			40.0	mA
I _{SB1}	Current – TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$		_	_	40.0	
	Automatic CE Power-down	Max V_{CC} , $\overline{CE} \ge V_{CC}$ -	- 0.2 V ^[5] ,		20.0	20.0	
I _{SB2}	Current – CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2 \text{ V or V}$	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V, f} = 0$		20.0	30.0	

V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 2 ns.
 Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V-2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V-3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V-5.5 V), T_A = 25 °C.



Capacitance


Parameter [6]	Description	Test Conditions	54-pin TSOP II	Unit
C _{IN}	Input Capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = 3.3 V	10	pF
C _{OUT}	I/O Capacitance	1 _A - 25 C, 1 - 1 MHz, V _{CC} - 5.5 V		þΓ

Thermal Resistance

Parameter [6]	Description	Test Conditions	54-pin TSOP II	Unit
Θ_{JA}	Thermal Resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit	93.63	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (junction to case)	board	21.58	C/VV

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [7]



- 6. Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 100-µs wait time after V_{CC} stabilizes to its operational value.




Data Retention Characteristics

Over the Operating Range -45 °C to 85 °C

Parameter	Description	Conditions	Min	Typ ^[8]	Max	Unit
V_{DR}	V _{CC} for Data Retention	-	1.0	-	-	V
I _{CCDR}	Data Retention Current	$V_{CC} = 2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	-	30.0	mA
t _{CDR} ^[9]	Chip Deselect to Data Retention Time	-	0.0	-	-	20
t _R ^[9, 10]	Operation Recovery Time	-	10.0	-	-	ns

Data Retention Waveform

Figure 4. Data Retention Waveform



^{8.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

9. This parameter is guaranteed by design and is not tested.

10. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 μs or stable at V_{CC(min.)} ≥ 100 μs.



AC Switching Characteristics

Over the Operating Range

Parameter [11]	Description	-1	10	Unit
Parameter	Description	Min	Max	Unit
Read Cycle				
t _{POWER}	V _{CC} to the first access ^[12]	100.0	_	μs
t _{RC}	Read cycle time	10.0	-	
t _{AA}	Address to data valid	_	10.0	
t _{OHA}	Data hold from address change	3.0	-	
t _{ACE}	CE LOW to data valid	-	10.0	
t _{DOE}	OE LOW to data valid	-	5.0	
t _{LZOE}	OE LOW to low Z ^[13, 14, 15]	0.0	-	
t _{HZOE}	OE HIGH to high Z [13, 14, 15]	-	5.0] _{no}
t _{LZCE}	CE LOW to low Z [13, 14, 15]	3.0	_	ns
t _{HZCE}	CE HIGH to high Z [13, 14, 15]	-	5.0	
t _{PU}	CE LOW to power-up [16]	0.0	_	
t _{PD}	CE HIGH to power-down [16]	-	10.0	
t _{DBE}	Byte enable to data valid	-	5.0	
t _{LZBE}	Byte enable to low Z	1.0	_	
t _{HZBE}	Byte disable to high Z	-	6.0	
Write Cycle [17	, 18]	<u>.</u>		•
t _{WC}	Write cycle time	10.0	_	
t _{SCE}	CE LOW to write end	7.0	-	
t _{AW}	Address setup to write end	7.0	_	
t _{HA}	Address hold from write end	0.0	_	
t _{SA}	Address setup to write start	0.0	_	
t _{PWE}	WE pulse width	7.0	_	ns
t _{SD}	Data setup to write end	5.0	_	
t _{HD}	Data hold from write end	0.0	_	
t _{LZWE}	WE HIGH to low Z [13, 14, 15]	3.0	_	
t _{HZWE}	WE LOW to high Z [13, 14, 15]	-	5.0	
t _{BW}	Byte enable to end of write	7.0	_	

^{11.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part a) of Figure 3 on page 7, unless specified otherwise.

12. t_{POWER} gives the minimum amount of time that the power supply is at typical V_{CC} values until the first memory access is performed.

13. t_{HZOE}, t_{HZCE}, t_{HZWE}, t_{HZDE}, t_{LZOE}, t_{LZOE}, t_{LZWE}, and t_{LZBE} are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 7. Transition is measured ±200 mV from steady state voltage.

^{14.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device. 15. Tested initially and after any design or process changes that may affect these parameters.

^{16.} These parameters are guaranteed by design and are not tested.

^{16.} These parameters are guaranteed by design and are not tested.

17. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. Chip enable must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

18. The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) for CY7C10612G [19, 20]





Figure 6. Read Cycle No. 1 (Address Transition Controlled) for CY7C10612GE [20, 21]




^{19.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} .

^{20.} WE is HIGH for read cycle.
21. Address valid before or similar to CE transition LOW.



Switching Waveforms (continued)

Figure 7. Read Cycle No. 2 (OE Controlled) [22, 23]



Notes

22. WE is HIGH for read cycle.

23. Address valid before or similar to CE transition LOW.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [24, 25, 26]





Figure 9. Write Cycle No. 2 (WE Controlled, OE LOW) [24, 25, 26]



^{24.} Data I/O is high impedance if \overline{OE} , \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.


25. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{26.} The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD} . 27. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (BLE or BHE Controlled) [28, 29]



^{28.} Data I/O is high impedance if \overline{OE} , \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

29. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{30.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Χ	Х	Χ	Х	High Z	High Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read all bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write all bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High Z	Write lower bits only	Active (I _{CC})
L	Х	L	Н	L	High Z	Data In	Write upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I _{CC})

ERR Output - CY7C10612GE


Output [31]	Mode		
0 Read Operation, no error in the stored data.			
1 Read Operation, single-bit error detected and corrected.			
High-Z	Device deselected or Outputs disabled or Write Operation.		



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C10612G30-10ZSXI	51-85160	54-pin TSOP II (Pb-free)	Industrial
	CY7C10612GE30-10ZSXI	31-03100		


Ordering Code Definitions








Package Diagrams

Figure 11. 54-pin TSOP Type II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160









51-85160 *E



Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
μS	microsecond	
mA	milliampere	
mm	millimeter	
mV	millivolt	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4104325	VINI	08/26/2013	New data sheet.
*A	4525600	VINI	10/06/2014	Updated Features: Changed value of I _{SB2} from "10 mA typical" to "20 mA typical". Replaced "1.5 V data retention" with "1 V data retention". Updated Logic Block Diagram – CY7C10612GE. Updated Selection Guide: Changed value of Maximum CMOS Standby Current from 10 mA to 20 mA Updated DC Electrical Characteristics: Added a column "Typ" and added details in that column. Added Note 5 and referred the same note in "Typ" column. Added Note 5 and referred the same note in Test Conditions of I _{SB1} and I _{SI} parameters. Updated AC Switching Characteristics: Added t _{POWER} parameter and its details. Changed minimum value of t _{LZOE} parameter from 1 ns to 0 ns. Updated Switching Waveforms: Removed Note "For all dual chip enable devices, CE is the logical combination of CE ₁ and CE ₂ . When CE ₁ is LOW and CE ₂ is HIGH, CE is LOW; when Cl is HIGH or CE ₂ is LOW, CE is HIGH." and its reference in Figure 7. Updated Package Diagrams: spec 51-85160 – Changed revision from *D to *E. Completing Sunset Review.
*B	4571739	VINI	11/16/2015	Added related documentation hyperlink in page 1.
*C	4571766	NILE	02/12/2015	Updated Selection Guide: Changed value of Maximum Active current from 90 mA to 110 mA. Changed value of Maximum Standby current from 20 mA to 30 mA. Updated Pin Configurations: Added Note 3 and referred the same note in Figure 2. Updated Maximum Ratings: Updated Maximum Ratings: Updated ratings corresponding to "Supply Voltage on V _{CC} Relative to GNE Updated AC Test Loads and Waveforms: Updated Note 7. Updated Data Retention Characteristics: Updated Note 9 in t _R parameter. Updated AC Switching Characteristics: Referred Note 12 in description of t _{POWER} parameter. Added Notes 14, 15 and referred the same notes in description of t _{LZOE} , t _{HZ} t _{LZCE} , t _{LZWE} , t _{LZWE} , t _{LZWE} parameters. Updated Switching Waveforms: Updated Note 25. Added Notes 26, 27 and referred the same notes in Figure 9. Added Notes 29, 30 and referred the same notes in Figure 10.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Interface

Lighting & Power Control

Memory **PSoC**

Touch Sensing

USB Controllers Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.