## 7-Channel PMU for Digital Still Cameras

## General Description

The AAT2610 is a highly integrated power management solution specifically suited for Digital Still Camera (DSC) systems, featuring seven DC-DC switching regulators for maximum operating efficiency.

The input operating voltage range is 1.6 to 5.5 V , making the device an ideal solution for 1 -cell Li-ion batteries, 2-cell alkaline batteries, and USB and regulated AC-DC wall adapters. All seven DC-DC switching regulators feature high efficiency light load operating mode to extend battery life while in low power standby state.
Three different DC-DC building blocks provide maximum design flexibility: a boost (step-up) DC-DC controller with an output voltage range of 3.0 V to 5.5 V and a current mode control buck (step-down) or boost (step-up) DC-DC controller with an output voltage range of 2.5 V to the step-up converter (SU) output voltage and buck output range of 0.6 V to $\mathrm{V}_{\mathrm{IN}}$. Dual current mode control synchronous buck regulators provide low voltage, low noise outputs required for system logic and memory. Output voltage range is 0.6 V to $\mathrm{V}_{\text {IN }}$. The Auxiliary 1 boost (stepup) is ideally suited for LCD backlight and can drive 1-6 white LEDs with $\pm 10 \%$ accuracy. PWM input controls LED dimming across the frequency range from $10 \%$ to $100 \%$ duty cycle. The integrated OVP and SCF feature protects the device from open-circuit LED conditions.
The Auxiliary 2 boost (step-up) and Auxiliary 3 buckboost (inverting) output provide low noise ( $\leq 30 \mathrm{mVpp}$ ) +15 V and -7.5 V outputs for CCD loads. An expensive transformer is not required.

No external MOSFETs and low profile TQFN55-40L package are ideal to save space for DSC solution. Integrated, low $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ power MOSFETs provide output voltages from 0.6 V to 16 VDC and an inverting output up to -10 V . The high switching frequency ensures small external filtering components. Internal compensation is provided for optimum transient performance and minimum application design effort.

## Features

- Input Voltage Range 1.6 to 5.5 V
- 1-Cell Li-ion, 2-Cell Alkaline
- Adapter or USB Inputs
- 7 Channel up to $96 \%$ High Efficiency DC/DCs
- Adjustable Output
- 4 Channel Synchronous Rectification
- Light Load Mode for High Efficiency
- $<1 \mu \mathrm{~A}$ Total Quiescient Current
- Current Mode Control
- Fast, Stable Transient Response
- No External Compensation
- Current Limit for Internal MOSFET Protection
- High Frequency 1.5 MHz System Clock
- High Voltage Series LED Driver
- 1 to 6 White LEDs
- External Schottky Diode
- $\pm 10 \%$ Accuracy Current Sink
- Integrated OVP
- PWM Dimming: 1 k to $30 \mathrm{kHz}, 10$ to $100 \%$ Duty Cycle
- Step-Up and Inverting Outputs for CCD
- Low Noise Outputs
- Transformerless Inverter Output
- Flexible Sequencing Implementation
- Independent Enable Control
- 10ms Pre-Programmed Buck or Boost Delay
- Integrated Soft-Start
- Over-Voltage and Over-Temperature Protection
- Pb-free TQFN55-40L Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- DSCs and DVCs
- MP3 Players
- PMP


## Typical Applications



1. Single Cell Li-ion Battery Input, 5V Motor.

2. Dual Cell Alkaline Battery Input, 5V Motor.

## Pin Descriptions

| Number | Symbol | Description |
| :---: | :---: | :---: |
| 1 | FBL2 | Auxiliary 2 (AUX_L2) boost converter feedback pin. This pin is high impedance when the AUX2 controller is disabled. Connect an external resistor divider between this pin and AUX2 output and GND to set the AUX2 output voltage with 0.6 V . |
| 2 | FBSD1 | Step-down 1 (SD1) buck converter feedback pin. This pin is high impedance when the SD1 controller is disabled. Connect an external resistor divider between this pin and SD1 output and GND to set the SD1 output voltage with 0.6 V . |
| 3 | PVSD1 | Step-down 1 (SD1) buck converter input pin. Bypass to GND plane with a $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 4 | LXSD1 | Step-down 1 (SD1) buck converter switching node. Connect this pin to an external inductor. This pin is high impedance when the SD1 converter is disabled. |
| 5 | PGSD1 | Step-down 1 (SD1) buck converter power ground. Tie this pin to ground plane. |
| 6 | PGM | Main (SUD) converter power ground. Tie this pin to ground plane. |
| 7 | LXM | If is SUSD pulled high, the Main is a boost (step-up) converter and the pin functions as the Main converter switching node. In this case, connect this pin to the external inductor. <br> If SUSD is pulled low, the Main is a buck (step-down) converter and the pin functions as the Main converter switching node. In this case, connect this pin to the external inductor. <br> In either case, LXM is high impedance when the Main converter is disabled. |
| 8 | PVM | If SUSD is pulled high, the Main is a boost (step-up) converter and this pin functions as the Main converter output. In this case, connect a ceramic capacitor to GND plane from this pin. <br> If SUSD is pulled low, the Main is a buck (step-down) converter and this pin functions as the Main converter input voltage. In this case, connect this pin to the external inductor. |
| 9 | FBM | Main (M) buck or boost converter feedback pin. This pin is high impedance when the Main controller is disabled. Connect an external resistor divider between this pin and Main output and GND to set the Main output voltage with 0.6 V . |
| 10 | $\overline{S E Q}$ | Main (M) converter open-drain output sequencing pin. This pin is internally pulled low after both SD1 and SD2 converters completed soft-start and achieved output regulation. This pin can provide gate drive to external P-channel MOSFETs which disconnect the load during start-up. This pin is open-circuit during shut-down, overload or during OT trip conditions. |
| 11 | SUSD | Main converter configuration pin. Tie this pin to high to configure the Main output as a boost (step-up) converter, or tie this pin to low to configure the Main output as a buck (step-down) converter. This pin cannot be toggled during operation. |
| 12 | ENL3 | Auxiliary 3 (AUX_L3) buck-boost (inverting) converter active high enable pin. The AUX_L3 output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. The pin has an internal $330 \mathrm{k} \Omega$ pull-down resistor. |
| 13 | ENL2 | Auxiliary 2 (AUX_L2) boost converter active high enable pin. The AUX_L2 output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. The pin has an internal $330 \mathrm{k} \Omega$ pulldown resistor. |
| 14 | ENL1 | Auxiliary 1 (AUX_L1) boost converter active high enable pin. The Main output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. The pin has an internal $330 \mathrm{k} \Omega$ pull-down resistor. This pin also functions as PWM input for the LED dimming feature. The input PWM frequency is logic level high and low within 1 kHz to 30 kHz frequency. PWM dimming input duty cycle (ON-time/TOTALtime) range is from $10 \%$ to $100 \%$. |
| 15 | VIN | Input voltage. Tie this pin to the input of step-up (SU). |
| 16 | GND | Chip ground. Tie this pin to ground plane. |
| 17 | PV | Power input for the PMIC. Connect this pin directly to the PVSU pin. |
| 18 | ENSD2 | Step-down 2 (SD2) buck converter active high enable pin. The SD2 output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. This pin has an internal $330 \mathrm{k} \Omega$ pull-down resistor. |
| 19 | ENSD1 | Step-down 1 (SD1) buck converter active high enable pin. The SD1 output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. This pin has an internal $330 \mathrm{k} \Omega$ pull-down resistor. |
| 20 | ENM | Main buck or boost converter active high enable pin. However, the Main output remains disabled until 2,048 clock cycles after Step-Up (SU) output has reached regulation. This pin has an internal $330 \mathrm{k} \Omega$ pulldown resistor. |
| 21 | ENSU | Step-up (SU) boost converter active high enable pin. This pin has an internal $330 \mathrm{k} \Omega$ pull-down resistor. |

## Pin Descriptions

| Number | Symbol | Description |
| :---: | :---: | :---: |
| 22 | SCF | Open drain, active low, short circuit flag output. SCF goes open when overload protection or AUX_L1 open circuit occur during abnormal operation or during startup. SCF can drive P-channel MOSFETs to disconnect a given output from the load. |
| 23 | FBSU | Step-up (SU) boost converter feedback pin. This pin is high impedance when the SU controller is disabled. Connect an external resistor divider between this pin and SU output and GND to set the SU output voltage with 0.6 V . |
| 24 | PVSU | Step-up (SU) boost converter input. |
| 25 | LXSU | Step-up (SU) boost converter switching node. Connect this pin to the external inductor and anode of the Schottky rectifying diode. This pin is high impedance when the SU converter is disabled. |
| 26 | PGSU | Step-up (SU) boost converter power ground. Tie this pin to ground plane. |
| 27 | PGSD2 | Step-down 2 (SD2) buck converter power ground pin. Tie this pin to ground plane. |
| 28 | LXSD2 | Step-down 2 (SD2) buck converter switching node. Connect this pin to an external inductor. This pin is high impedance when the SD2 converter is disabled. |
| 29 | PVSD2 | Step-down 2 (SD2) buck converter input pin. Bypass this pin to GND plane with a $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 30 | FBSD2 | Step-down 2 (SD2) buck converter feedback pin. This pin is high impedance when the SD2 controller is disabled. Connect an external resistor divider between this pin and SD2 output and GND to set the SD2 output voltage with 0.6 V . |
| 31 | VREF3 | Auxiliary 3 (AUX_L3) buck/boost (inverting) reference voltage pin. Bypass VREF3 to GND with a $1 \mu \mathrm{~F}$ or greater capacitor. Connect an external resistor divider between this pin and L3 output and FBL with 0.6 V . |
| 32 | FBL3 | Auxiliary 3 (AUX_L3) boost converter feedback pin. The pin is high impedance when the AUX_L3 controller is disabled. Connect an external resistor divider between this pin and AUX_L3 output and VREF3 pin to set the AUX_L3 negative buck/boost (inverting) output voltage with OV. |
| 33 | PVL3 | Auxiliary 3 (AUX_L3) buck/boost (inverting) input node. Connect this pin to the input ceramic capacitor. |
| 34 | LXL3 | Auxiliary 3 (AUX_L3) buck/boost (inverting) switching node. Connect this pin to the cathode of the external Schottky diode and buck/boost inductor. |
| 35 | PVL | Power input for auxiliary (AUX_L1, AUX_L2, AUX_L3) channels' power FET driver. Tie this pin to PVSU. |
| 36 | LXL2 | Auxiliary 2 (AUX_L2) boost (step-up) switching node. Connect this pin to the anode of the external Schottky diode and boost inductor. |
| 37 | PGL | Power ground for auxiliary (AUX_L1, AUX_L2, AUX_L3) channels' power FET driver. Tie this pin to ground plane. |
| 38 | LXL1 | Auxiliary 1 (AUX_L1) boost (step-up) switching node. Connect this pin to the anode of the external Schottky diode and boost inductor. |
| 39 | CSL1 | Auxiliary 1 (AUX_L1) boost converter current sink pin. The pin is high impedance when the AUX_L1 controller is disabled. Connect this pin to the cathode of the bottom LED in the string to ensure DC current flow. Current level is programmed by the internal RSET resistor from 1 to 20mA. |
| 40 | OVL1 | Auxiliary 1 (AUX_L1) boost (step-up) over-voltage protection pin. Connect an external resistor divider between this pin and AUX_L1 output voltage and GND to set the AUX_L1 over-voltage threshold with 0.6 V . |
| EP |  | Exposed pad (bottom). Connect to ground directly beneath the package for thermal dissipation. |

## Pin Configuration



Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
|  | All other pins to GND/PGND | -0.3 to 6.0 | V |
|  | Voltage from LXL1, LXL2 to GND/PGND | -0.3 to 30.0 | V |
|  | Voltage from LXL3 to GND/PGND | -8.0 to 6.0 | V |
|  | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Maximum Soldering Temperature (at leads, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information ${ }^{2}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $P_{D}$ | Maximum Power Dissipation ${ }^{3}$ | 2.0 | W |
| $\theta_{\mathrm{JA}}$ | Maximum Thermal Resistance | 25.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## 7-Channel PMU for Digital Still Cameras

## Electrical Characteristics ${ }^{1}$

Unless otherwise noted $\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD1 }}=\mathrm{V}_{\text {PVSD2 }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Тур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Operating Input Voltage Range | $\mathrm{I}_{\text {LOAD }} \leq$ Full Load (see Tables 1 and 2) | 1.6 |  | 5.5 | V |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Supply Current | $\begin{aligned} & \text { EN_SU = EN_M = EN_SD1 = EN_SD2 = 0V, } \\ & \text { EN_DL1 = EN_DL2 = EN_DL3 = OV } \end{aligned}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescient Current into PV Pin with SU Enabled | EN_SU $=3.6 \mathrm{~V}, \mathrm{FBSU}=1.5 \mathrm{~V}$ (does not include switching losses) |  | 300 | 450 | $\mu \mathrm{A}$ |
|  | Quiescient Current into PV Pin with SU/SD1/SD2 Enabled | EN_SU = EN_SD1 = EN_SD2 = 3.6V, FBSU = FBSD1 = FBSD2 = 1.5V, EN_M = EN_DL1 = EN_ DL2 = EN_DL3 $=0 \mathrm{~V}$ (does not include switching losses) |  | 600 | 900 | $\mu \mathrm{A}$ |
|  | Quiescient Current into PV Pin with SU/SUD Enabled | EN_SU $=$ EN_M $=3.6 \mathrm{~V}, \mathrm{FBSU}=\mathrm{FBSUD}=1.5 \mathrm{~V}$, EN_SD1 = EN_SD2 = EN_DL1 = EN_DL2 = EN_ DL3 $=0$ (does not include switching losses) |  | 450 | 700 | $\mu \mathrm{A}$ |
|  | Quiescient Current into PV Pin with | $\begin{aligned} & \text { EN_SU = EN_DL1 }=3.6 \mathrm{~V}, \text { FBSU }=\text { FBL1 }=1.5 \mathrm{~V}, \\ & \text { EN_M }=\text { EN_SD1 }=\text { EN_SD2 }=\text { EN_DL1 }=\text { EN_DL2 } \\ & =\text { EN_DL3 }=0 \text { (does not include switching losses) } \end{aligned}$ |  | 400 | 650 | $\mu \mathrm{A}$ |
| Oscillator |  |  |  |  |  |  |
| $\mathrm{F}_{\text {osc }}$ | Oscillator Frequency Range |  | 1.2 | 1.5 | 1.8 | MHz |
| SU DC-DC Boost (Step-Up) Converter |  |  |  |  |  |  |
| $\mathrm{V}_{\text {UVLO(SU) }}$ | SU Under-Voltage Threshold | Rising edge | 1.6 | 1.8 | 2.0 | V |
| $\mathrm{V}_{\text {uvlo(Su),Hys }}$ | SU Under-Voltage Threshold Hysteresis | Falling edge |  | 400 |  | mV |
| $\mathrm{V}_{\text {OUT (SU) }}$ | Step-Up Output Voltage Range |  | 3.0 |  | 5.5 | V |
| $\mathrm{V}_{\text {IN(BP-ENTER) }}$ | Enter Bypass Mode | $\mathrm{V}_{\text {IN }}$ Rising edge | 4.625 | 4.750 | 4.900 | V |
| $\mathrm{V}_{\text {IN-HYS(BP-EXIT) }}$ | Exit Bypass Mode - Hysteresis | $V_{\text {IN }}$ Falling edge | 100 | 112 | 125 | mV |
| $\mathrm{t}_{\text {DELAY }}$ | Start-Up Delay of SUSD, SD1, SD2, AUX_L1, AUX_L2, AUX L3 after VSU in Regulation |  |  | 512 |  | $\begin{aligned} & \text { OSC } \\ & \text { Cyc } \end{aligned}$ |
| $\mathrm{V}_{\text {fBSU }}$ | FBSU Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.588 | 0.600 | 0.612 | V |
| $\mathrm{I}_{\text {Mode(su) }}$ | SU Light Load Mode Current Threshold |  |  | 200 |  | mA |
| $\mathrm{D}_{\text {Max(su) }}$ | Step-Up Maximum Duty Cycle | $1.6 \leq \mathrm{V}_{\text {PVSU }} \leq 5.0 \mathrm{~V}, \mathrm{~V}_{\text {FBSU }}=0.60 \mathrm{~V}$ | 85 | 95 |  | \% |
| $\mathrm{I}_{\text {LEAK(FBSU) }}$ | FBSU Pin Leakage Current | $\mathrm{V}_{\text {FBSU }}=0.60 \mathrm{~V}$ | -100 | 0.01 | +100 | nA |
| $\mathrm{I}_{\text {LEAK(PVSU) }}$ | PVSU Pin Leakage Current | $\mathrm{V}_{\text {LXSU }}=0 \mathrm{~V}, \mathrm{~V}_{\text {PVSU }}=5.5 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LEAK(LXSU) }}$ | LXSU Pin Leakage Current | $\mathrm{V}_{\text {LXSU }}=\mathrm{V}_{\text {OUT(SU) }}=5.5 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| R DSon | N-Channel |  |  | 50 |  | $\mathrm{m} \Omega$ |
|  | P-Channel |  |  | 130 |  | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {LIMIT }}$ | N -Channel Current Limit |  | 4.1 | 4.8 |  | A |
| $\mathrm{I}_{\text {OFF }}$ | P-Channel Turn-Off Current |  |  | 20 |  | mA |
| $\mathrm{I}_{\text {Startup }}$ | Startup Current Limit | $\mathrm{V}_{\text {PVSU }}=1.8 \mathrm{~V}$ |  | 750 |  | mA |
| T off(STARTUP) | Startup Off-Time | $\mathrm{V}_{\text {PVSU }}=1.8 \mathrm{~V}$ |  | 700 |  | ns |
| $\mathrm{F}_{\text {OSc(startup) }}$ | Startup Frequency | $\mathrm{V}_{\text {PVSU }}=1.8 \mathrm{~V}$ |  | 200 |  | kHz |

[^1]
## 7-Channel PMU for Digital Still Cameras

## Electrical Characteristics ${ }^{1}$

Unless otherwise noted $\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD1 }}=\mathrm{V}_{\text {PVSD } 2}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main DC-DC Buck (Step-Down) or Boost (Step-Up) Converter |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT(M) }}$ | Main Output Step-Up Voltage Range | $V_{\text {SUSD }}=\mathrm{V}_{\text {PVSU }}$ | 3.0 |  | 5.5 | V |
|  | Main Output Step-Down Voltage Range | $V_{\text {SUSD }}=G N D ; V_{\text {PVM }}$ must be greater than $V_{\text {OUT(M) }}$ | 1.0 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{V}_{\text {FBM }}$ | FBM Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.59 | 0.60 | 0.61 | V |
| $\mathrm{I}_{\text {LIMIT(M) }}$ | Step-Up Mode Current Limit | $\mathrm{V}_{\text {SUSD }}=\mathrm{V}_{\text {PVSU }}$ | 1.5 | 1.75 |  | A |
|  | Step-Down Mode Current Limit | $\mathrm{V}_{\text {SUSD }}=\mathrm{GND}$ | 0.7 | 0.85 |  | A |
| $\mathrm{I}_{\text {mode( }}$ ( | Step-Up Light Load Mode Current Threshold | $\mathrm{V}_{\text {SUSD }}=\mathrm{V}_{\text {PVSU }}$ |  | 200 |  | mA |
|  | Step-Down Light Load Mode Current Threshold | $\mathrm{V}_{\text {SUSD }}=\mathrm{GND}$ |  | 100 |  | mA |
| $\mathrm{D}_{\operatorname{MAX}(\mathrm{M})}$ | Step-Up Maximum Duty Cycle | $1.6 \leq \mathrm{V}_{\text {IN }} \leq 5.0 \mathrm{~V}$, $\mathrm{V}_{\text {SUSD }}=\mathrm{V}_{\text {PVSU }}$ | 80 | 95 |  | \% |
|  | Step-Down Maximum Duty Cycle | $1.6 \leq \mathrm{V}_{\text {IN }} \leq 5.0 \mathrm{~V}, \mathrm{~V}_{\text {SUSD }}=\mathrm{GND}$ | 100 |  |  |  |
| $\mathrm{I}_{\text {LEAK(FBM) }}$ | FBM Pin Leakage Current | $\mathrm{V}_{\text {FBSU }}=0.6 \mathrm{~V}$ | -100 | 0.01 | +100 | nA |
| $\mathrm{I}_{\text {LEAK(LXM) }}$ | LXM Pin Leakage Current | $\mathrm{V}_{\text {LXSU }}=\mathrm{V}_{\text {OUT(M) }}=5.5 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DSon }}$ | N-Channel |  |  | 75 |  | $\mathrm{m} \Omega$ |
|  | P-Channel |  |  | 120 |  | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {OFF(M) }}$ | Step-Up Mode N-Channel Turn-Off Current | $V_{\text {SUSD }}=V_{\text {PVSU }}$ |  | 20 |  | mA |
|  | Step-Down Mode N-Channel Turn-Off Current | $V_{\text {SUSD }}=G N D$ |  | 20 |  |  |
| $\mathrm{t}_{\text {SOFT-START }}$ | Soft-Start Interval |  |  | 2,048 |  | OSC Cyc |
| $\mathrm{T}_{\text {SEQ }}$ | Sequencing Time Delay | SD1/SD2 Regulation to $\mathrm{V}_{\text {SEQ(L) }}$ Transition |  | 10,000 |  | OSC Cyc |
| $\mathrm{I}_{\text {LEAK(SEQ) }}$ | SEQ Pin Leakage Current | EN_SU $=\mathrm{V}_{\text {PVSU, }}$, $\mathrm{FBSU}=1.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SEQ }(L)}$ | SEQ Low Output Voltage | 0.1 mA into SEQ pin |  | 0.01 | 0.1 | V |
| SD1/2 DC-DC Step-Down (Buck) Converters |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT(SD1/SD2) }}$ | SD1/SD2 Step-Down Output Voltage Range |  | 0.60 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{V}_{\mathrm{FB}(\mathrm{SD} 1 / \mathrm{SD} 2)}$ | FBSD1, FBSD2 Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.59 | 0.60 | 0.61 | V |
| $\mathrm{I}_{\text {LIMIT(SD1/SD2) }}$ | P-Channel Current Limit |  | 0.6 | 0.7 |  | A |
| $\mathrm{I}_{\text {MODE(SD1/SD2) }}$ | SD1 Light Load Mode Current Threshold |  |  | 100 |  | mA |
| $\mathrm{D}_{\text {MAX }}(\mathrm{SD} 1 /$ SD2) | Maximum Duty Cycle | $1.6 \leq \mathrm{V}_{\text {PVSU }} \leq 5.0 \mathrm{~V}, \mathrm{~V}_{\text {SD1 } 1 / 2}=0.60 \mathrm{~V}$ | 100 |  |  | \% |
| $\mathrm{I}_{\text {LEAK(FBSD1/SD2) }}$ | FBSD1, FBSD2 Pin Leakage Current | $\mathrm{V}_{\text {FBSD1/SD2 }}=0.6 \mathrm{~V}$ | -100 | 0.01 | +100 | nA |
| $\mathrm{I}_{\text {LEAK }}$ (XSSD1/SD2) | LXSD1, LXSD2 Pin Leakage Current | $\mathrm{V}_{\mathrm{LXSD} 1 / \mathrm{SD2}}=0$ to 3.6 V |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {dSon(SD1) }}$ | N-Channel |  |  | 500 |  | $\mathrm{m} \Omega$ |
|  | P-Channel |  |  | 650 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSON(SD2) }}$ | N-Channel |  |  | 250 |  | $\mathrm{m} \Omega$ |
|  | P-Channel |  |  | 450 |  | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {OFF }}$ | N-Channel Turn-Off Current |  |  | 20 |  | mA |
| $\mathrm{T}_{\text {Softstart }}$ | Soft-Start Interval |  |  | 2,048 |  | OSC Cyc |

[^2]
## Electrical Characteristics ${ }^{1}$

Unless otherwise noted $\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD1 }}=\mathrm{V}_{\text {PVSD } 2}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AUX L1/L2 DC-DC Boost (Step-Up) Converters |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT(AUX_L1/L2) }}$ | AUX_L1/L2 Step-Up Output Voltage Range ${ }^{2}$ |  | 5.0 |  | 20.0 | V |
| $\mathrm{I}_{\text {cSL1 }}$ | CSL1 Current Sink Accuracy | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 18.0 | 20.0 | 22.0 | mA |
| $\mathrm{V}_{\text {FBL2 }}$ | FBL2 Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.59 | 0.60 | 0.61 | V |
| $\mathrm{V}_{\text {OVL1 }}$ | OVL1 Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.59 | 0.60 | 0.61 | V |
| $\mathrm{I}_{\text {Limit(Aux_L1) }}$ | N -Channel Current Limit |  | 0.60 | 0.70 |  | A |
| $\mathrm{I}_{\text {Limit(Aux_L2) }}$ | N -Channel Current Limit |  | 0.60 | 0.70 |  | A |
| $\mathrm{I}_{\text {MOde(aux_L1/L2) }}$ | AUX_L1/L2 Light Load Mode Current Threshold |  |  | 100 |  | mA |
| $\mathrm{D}_{\operatorname{MAX}(L 1 / L 2)}$ | Maximum Duty Cycle |  | 95 |  |  | \% |
| $\mathrm{I}_{\text {LEAK(FBL2) }}$ | FBL2 Pin Leakage Current |  | -100 | 0.01 | +100 | nA |
| $\mathrm{R}_{\text {dson(aux_L1) }}$ | N-Channel |  |  | 1000 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {DSon(Aux_L2) }}$ | N-Channel |  |  | 1000 |  | $\mathrm{m} \Omega$ |
| $\mathrm{T}_{\text {SOfTSTART(AUX }{ }^{\text {L2 }} \text { ) }}$ | AUX_L2 Soft-Start Interval |  |  | 2,048 |  | OSC Cyc |
| AUX L3 DC-DC Buck/Boost (Inverter) Converters |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | REF3 Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {REF }}=20 \mu \mathrm{~A}$ | 0.59 | 0.60 | 0.61 | V |
| $\mathrm{V}_{\text {FBL3 }}$ | FBL3 Inverter Reference Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -0.01 | 0.00 | 0.01 | V |
| $\mathrm{I}_{\text {Limit }} \mathrm{V}_{\text {aux_L3) }}$ | P-Channel Current Limit |  |  | 1.5 |  | A |
| $\mathrm{I}_{\text {MODE(AUX_L3) }}$ | SD1 Light Load Mode Current Threshold |  |  | 100 |  | mA |
| $\mathrm{I}_{\text {LEAK(REF3,FBL3) }}$ | REF3, FBL3 Pin Leakage Current |  | -100 | 0.01 | +100 | nA |
| $\mathrm{R}_{\text {DSON }}$ | P-Channel |  |  | 1000 |  | $\mathrm{m} \Omega$ |
| $\mathrm{t}_{\text {SOFTSTART }}$ | Soft-Start Interval |  |  | 2,048 |  | OSC Cyc |
| Overload Protection |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DELAY }}(\overline{\text { SCF }}$ ) | Overload Fault Delay |  |  | 100,000 |  | OSC Cyc |
| $\mathrm{I}_{\text {LEAK(SCF) }}$ | SCF Pin Leakage Current | EN_SU $=\mathrm{V}_{\text {PVSU }}, \mathrm{FBSU}=1.5 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {L(SCF) }}$ | SCF Low Output Voltage | 0.1 mA into SCF pin |  | 0.01 | 0.1 | V |
| Thermal Protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | Over-Temperature Shutdown |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

[^3]
## 7-Channel PMU for Digital Still Cameras

## Electrical Characteristics ${ }^{1}$

Unless otherwise noted $\mathrm{V}_{\text {PVSU }}=\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {PVSD1 }}=\mathrm{V}_{\text {PVSD2 }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Inputs |  |  |  |  |  |  |
| $\mathrm{V}_{\text {L(EN_SU) }}$ | EN_SU Logic Low Threshold | $1.1 \mathrm{~V}<\mathrm{V}_{\text {PVSU }}<1.8 \mathrm{~V}$ |  |  | 0.2 | V |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {PVSU }}<2.5 \mathrm{~V}$ |  |  | 0.4 | V |
|  |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {PVSU }}<5.5 \mathrm{~V}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{H}(\mathrm{EN} \text { _SU) }}$ | EN_SU Logic High Threshold | $1.1 \mathrm{~V}<\mathrm{V}_{\text {PVSU }}<1.8 \mathrm{~V}$ | ( $\mathrm{V}_{\text {Pvsu }}-0.2$ ) |  |  | V |
|  |  | $1.8 \mathrm{~V}<\mathrm{V}_{\text {PVSU }}<5.5 \mathrm{~V}$ | 1.6 |  |  | V |
| $\mathrm{V}_{\text {EN_ } \times(L)}, \mathrm{V}_{\text {SUSD(L) }}$ | EN_x, SUSD Logic Low Threshold | $2.7 \mathrm{~V}<\mathrm{V}_{\text {PVSU }}<5.5 \mathrm{~V}$ |  |  | 0.5 | V |
| $\mathrm{V}_{\text {EN } \times(\mathrm{H})}, \mathrm{V}_{\text {SUSD(H) }}$ | EN_x, SUSD Logic Low Threshold | $2.7 \mathrm{~V}<\mathrm{V}_{\text {PVSU }}<5.5 \mathrm{~V}$ | 1.6 |  |  | V |
| $\mathrm{I}_{\text {LEAK (SUSD) }}$ | SUSD Pin Leakage Current |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {ENX }}$ | ENx Input Impedance |  |  | 330 |  | $\mathrm{k} \Omega$ |
| $\mathrm{T}_{\text {EN_Li(L) }}$ | Disable Low Time | Dimming state: EN Iow to LED Disable; $2.7 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ | 2 | 3 | 4 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {EN_L1(H) }}$ | Enable High Time | Dimming state: EN high to LED Regulation; 2.7V < $\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ | 2 | 3 | 4 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {EN_LI(Dis-L) }}$ | Disable Low Time | Disables Dimming state: Softstart enabled on subsequent EN transition; 2.7V $<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ | 1000 |  | 1200 | $\mu \mathrm{s}$ |

[^4]
## Typical Characteristics

SU Efficiency vs. Output Current
$\left(\mathrm{V}_{\mathrm{su}}=5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=22 \mu \mathrm{~F}\right)$


MSU Efficiency vs. Output Current
$\left(\mathrm{V}_{\text {Msu }}=3.3 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}\right.$ )



MSD Efficiency vs. Output Current
$\left(\mathrm{V}_{\text {PUM }}=\mathrm{V}_{\text {BAT }} ; \mathrm{V}_{\text {MSD }}=3.3 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}\right.$ )



SD2 Efficiency vs. Output Current
$\left(V_{S D 2}=1.2 \mathrm{~V} ; \mathrm{L}=2.2 \mathrm{H} ; \mathrm{C}_{0}=4.7 \mathrm{~F}\right)$
$\left(\mathrm{V}_{\mathrm{SD} 2}=1.2 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$


## Typical Characteristics

AUX1 Efficiency vs. PWM Duty Cycle ( 4 WLEDs; L $=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=1 \mu \mathrm{~F} ; 10 \mathrm{kHz}$ PWM Control)


AUX3 Efficiency vs. Output Current
$\left(V_{\text {AUX }}=-7.5 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$


## SU Load Regulation vs. Output Current

$\left(\mathrm{V}_{\mathrm{su}}=5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=22 \mu \mathrm{~F}\right.$ )


## AUX2 Efficiency vs. Output Current

$\left(V_{\text {AUX2 }}=+15 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$


AUX1 PWM Duty Cycle vs. LED Current ( 4 WLEDs; L $=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=1 \mu \mathrm{~F} ; 10 \mathrm{kHz}$ PWM Control)


Main SD Load Regulation vs. Output Current $\left(\mathrm{V}_{\text {PVM }}=\mathrm{V}_{\text {BAT }} ; \mathrm{V}_{\text {MSD }}=3.3 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$


## Typical Characteristics

Main SU Load Regulation vs. Output Current
( $\mathrm{V}_{\text {Msu }}=3.3 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}$ )


SD2 Load Regulation vs. Output Current $\left(V_{\text {PVSD2 }}=V_{\text {BAT }} ; \mathrm{V}_{\text {SO2 }}=1.8 \mathrm{~V}: \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}\right)$


## AUX2 Load Regulation vs. Output Current

 $\left(\mathrm{V}_{\mathrm{AUX} 2}=+15 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {OUT }}=4.7 \mathrm{FF}\right)$


SD2 Load Regulation vs. Output Current $\left(\mathrm{V}_{\mathrm{So} 2}=1.2 \mathrm{~V}: \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$


## AUX3 Load Regulation vs. Output Current

 $\left(\mathrm{V}_{\text {AUX } 3}=-7.5 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H} ; \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}\right)$

## Typical Characteristics

SU Output Ripple
$\left(\mathrm{V}_{\text {BAT }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {SU }}=5 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} ; 10 \mathrm{~mA}\right.$ Load $)$


Time (10 $\mu \mathrm{s} / \mathrm{div}$ )


Time ( $4 \mu \mathrm{~s} / \mathrm{div}$ )

Main SD Output Ripple
$\left(\mathrm{V}_{\mathrm{PVM}}=\mathrm{V}_{\mathrm{BAT}}=4.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{MSD}}=3.3 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H}\right.$;
$\mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} ; 10 \mathrm{~mA}$ Load)


Time ( $4 \mu \mathrm{~s} / \mathrm{div}$ )

SU Output Ripple
$\left(V_{\text {bat }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {su }}=5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ;\right.$
$\mathrm{C}_{\text {out }}=22 \mu \mathrm{~F} ; 200 \mathrm{~mA}$ Load)


Time ( $400 \mathrm{~ns} / \mathrm{div}$ )


$\left(\mathrm{V}_{\mathrm{PVM}}=\mathrm{V}_{\mathrm{BAT}}=4.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{MSD}}=3.3 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H}\right.$;
$C_{\text {out }}=4.7 \mu \mathrm{~F} ; 200 \mathrm{~mA}$ Load)

## Typical Characteristics



AUX3 Output Ripple
$\left(\mathrm{V}_{\mathrm{BAT}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{AUX} 3}=-7.5 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F} / 10 \mathrm{~V}\right.$;
$L=4.7 \mu \mathrm{H} ; 20 \mathrm{~mA}$ Load)



Time (400ns/div)



SU Channel Load Transient Response
$\left(\mathrm{V}_{\text {BAT }}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H} ; \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}\right.$; Transient Slew Rate $0.1 \mathrm{~A} / \mu \mathrm{s}$ )


Time ( $40 \mu \mathrm{~s} / \mathrm{div}$ )

## Typical Characteristics

Main SD Load Transient Response
$\left(\mathrm{V}_{\mathrm{BAT}}=\mathrm{V}_{\mathrm{PVM}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{MSD}}=3.3 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H}\right.$;
$\mathrm{C}_{\text {OUt }}=4.7 \mu \mathrm{~F}$; Transient Slew Rate $=0.1 \mathrm{~A} / \mu \mathrm{s}$ )


Time ( $40 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $40 \mu \mathrm{~s} / \mathrm{div}$ )

AUX3 Load Transient Response
$\left(\mathrm{V}_{\mathrm{BAT}}=\mathrm{V}_{\mathrm{PVL} 3}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{AUX} 3}=-7.5 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H}\right.$; $\mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} / 10 \mathrm{~V}$; Transient Slew Rate $=0.1 \mathrm{~A} / \mu \mathrm{s}$ )


Time ( $40 \mu \mathrm{~s} / \mathrm{div}$ )

## SD1 Load Transient Response

$\left(\mathrm{V}_{\mathrm{BAT}}=\mathrm{V}_{\mathrm{PVSD} 1}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SD} 1}=2.5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H}\right.$;
$C_{\text {out }}=10 \mu \mathrm{~F}$; Transient Slew Rate $=0.1 \mathrm{~A} / \mu \mathrm{s}$ )


Time ( $40 \mu \mathrm{~s} / \mathrm{div}$ )


Mininum Start-up Voltage vs. Load Current $\left(V_{\mathrm{su}}=5 \mathrm{~V}\right)$


## Typical Characteristics

SU Start-up
$\left(\mathrm{V}_{\mathrm{BAT}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} ; 1 \mathrm{~A}\right.$ Load $)$


Time (200 $\mu \mathrm{s} / \mathrm{div}$ )

SU Start-up Sequence
( $\mathrm{V}_{\mathrm{BAT}}=3.6 \mathrm{~V}$; All Seven Channels Enabled; $\mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V} ; \mathrm{SU}=10 \mathrm{~mA}$ Load)


Time (200 $\mu \mathrm{s} / \mathrm{div}$ )


Time ( $400 \mu \mathrm{~s} / \mathrm{div}$ )

Line Transient Response
$\left(\mathrm{V}_{\mathrm{BAT}}=3.6 \mathrm{~V}\right.$ to $4.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V} ; \mathrm{L}=2.2 \mu \mathrm{H}$; $C_{\text {out }}=22 \mu \mathrm{~F} ; 200 \mathrm{~mA}$ Load)


Time (1ms/div)


Time ( $400 \mu \mathrm{~s} / \mathrm{div}$ )

MSU, SD1, SD2 Startup Sequence
$\left(\mathrm{V}_{\mathrm{BAT}}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{MSU}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{SD} 1}=2.5 \mathrm{~V}\right.$; PVSD1 = PVSD2 = PVSU; 10mA Load)


## Typical Characteristics

Reference Voltage vs. Temperature


Shutdown Current vs. Input Voltage


Switching Frequency vs. Temperature


Input Current vs. Input Voltage (Only SU Enabled, $\mathrm{V}_{\mathrm{SU}}=5 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F}$ )


## Functional Block Diagram



## 7-Channel PMU for Digital Still Cameras

## Functional Description

The AAT2610 PMIC is targeted for single cell Li-ion battery or dual cell Alkaline battery applications. It includes seven integrated step-up and step-down converters, including one synchronous step-up converter (SU), two synchronous step-down converters (SD1, SD2), one synchronous step-up or step-down converter (Main), two non-synchronous step-up converters (AUX1, AUX2) and one non-synchronous buck-boost (inverting) converter (AUX3).

The SU converter is the key channel. Its output powers all internal control and reference circuits when the output voltage is above 2.7 V . The AUX1 converter is specially designed for 1 to 6 white LED serial backlight applications. Its current sink pin (CSL1) is suitable to control WLED current to up to 20 mA . AUX3 is a transformerless inverting converter which controls the internal P-channel MOSFET to regulate negative voltage.

The AAT2610 uses a fixed-frequency peak current control architecture. Light load mode is used to enhance light load efficiency. Compensation is integrated to reduce the number of external components and achieve excellent transient response and load and line regulation.
The ideal 1.5 MHz switching frequency allows the use of smaller output filter components for improved power density, reduced external component size, and optimized output voltage ripple. The output voltages can be programmed by an external divider.

The AAT2610 has seven separate enable pins to control each converter's startup. A 1.4 ms startup delay is employed to guarantee that the key SU converter is already in regulation and the internal control and the reference have been normally biased before the other six converters start up.

## Synchronous Step-Up DC to DC Converter

The AAT2610 has one synchronous step-up DC-DC converter. It utilizes internal power MOSFETs to achieve high efficiency over the full load current range. The external feedback can program the output voltage between 3.0 V to 5.5 V . Its "bypass" mode automatically connects the input to the output when the input voltage is higher than the bypass mode threshold. In shutdown, the enable pin (ENSU) is pulled low, the SU converter output is equal to the input voltage minus a voltage drop across the parasitical body diode, and all other channels are shut down regardless of their enable setting.

## Start-Up

The AAT2610's major control circuitries adopt power from the SU converter output and do not function at less than 2.7 V . To ensure the PMIC can start up at $\mathrm{V}_{\text {IN }}$ as low as 1.8 V , the step-up converter employs a startup oscillator with a typical 200 kHz frequency. The startup oscillator drives the internal N -channel MOSFET at LXSU until the SU converter output voltage reaches 2.7 V , at which point the current-mode PWM circuitry takes over. A startup current limit ( 750 mA ) and NMOSFET off time ( 700 ns ) decrease the startup inrush current. At low input voltages, the AAT2610 may have difficulty starting up with heavy loads.

## Under-Voltage Lockout

Independent UVLO (Under-Voltage Lockout) circuitry guarantees the sufficient input power and proper operation of all internal circuitry. When input voltage at $\mathrm{V}_{\text {IN }}$ rises above 1.8 V , the AAT2610 leaves UVLO status and enters the startup process. Once in regulation, the $\mathrm{V}_{\mathrm{IN}}$ power can be as low as 1.6 V before the AAT2610 enters UVLO status.

## Bypass Mode

When the SU converter input voltage increases above the bypass mode threshold (typically 4.75 V ), the step-up converter enters "bypass" mode, which automatically connects the input to the output. In this mode, P-channel synchronous MOSFET is always ON and N -channel MOSFET is always off. The output voltage follows input voltage in the mode and overload protection is disabled.

## Synchronous Step-Up / Step-Down DC to DC Converter

The AAT2610 has one synchronous step-up/step-down DC-DC converter which is ideally designed for 2AA/Li-ion applications. The SUSD pin is used to set the operation mode. When SUSD is set to logic high, the step-up converter setting is selected. N-channel switch transistor current is sensed for current loop control to regulate the output over the complete load range; when SUSD is pulled low, the step-down converter type is set and the P-channel switch transistor current is sampled for the current control loop. In both converter types, soft-start is employed to suppress the startup inrush current and eliminate the output voltage overshoot.
In shutdown with the enable pin (ENM) pulled low, if the step-down converter is selected, the converter is forced into a non-switching state and the output voltage drops to zero. When the step-up converter is selected, the output voltage is equal to the input voltage minus a voltage

## 7-Channel PMU for Digital Still Cameras

drop across the parasitical body diode. If true load disconnection is required, an external PMOSFET controlled by SEQ can be adopted.

## Synchronous Step-Down DC to DC Converter

The AAT2610 has two synchronous step-down DC-DC converters. Their output voltages can be programmed from 0.6 V to $\mathrm{V}_{\text {IN }}$ by an external resistor divider.

At dropout, the converter's duty cycle equals 100\% and the output voltage tracks the input voltage minus the voltage drop across the P-channel MOSFET. At low input supply voltage, the $\mathrm{R}_{\mathrm{DS}(O N)}$ of the P -channel MOSFET increases, and the efficiency of the converter decreases.

The two step-down converters adopt soft-start to eliminate output voltage overshoot when the enable or input voltage is applied. When the ENSD1 and ENSD2 are pulled low, the outputs of the two SD converters are down to zero and its shutdown current is below $1 \mu \mathrm{~A}$.

## Non-Synchronous Step-Up and Buck/ Boost (Inverting) DC to DC Converters

Two non-synchronous step-up converters are targeted for LCD backlight and CCD positive loads. The controllers regulate the output voltage by modulating the pulse width of the internal NMOSFET. External schottky diode and power inductor are required to set up the boost. The output voltage can be programmed from 5 V to 20 V by external divider.

Auxiliary 1 is ideally designed for driving typical 4 serial white LEDs. The maximum current flowing through the WLED string is sensed at CSL1 and set to 20 mA by the internal ballast resistor with $\pm 10 \%$ accuracy. The industry standard PWM (Pulse Width Modulation) controlling technology is adopted to program the WLED current. Applying a $10 \% \sim 100 \%$ duty cycle PWM signal with the frequency range 1 kHz to 30 kHz at ENL1 can get 2 mA to 20 mA WLED current. If an open circuit occurs, the internal over-voltage protection circuit prevents damage to the converter within 67 ms , then shuts down all channels.

Auxiliary 2 is designed for +15 V CCD bias. Soft-start is adopted to eliminate the output voltage overshoot and decrease the effect on the input voltage.
Auxiliary 3 is non-synchronous buck-boost (inverting) DC to DC converter which is targeted for negative CCD loads with low noise. Soft-start is adopted to limit the inrush current at startup.

## Light Load Mode and Normal PWM Control

The AAT2610 uses light load mode to enhance the efficiency at light load. In light load mode, if the error amplifier output signal is lower than a given level at a certain clock point, the switch pulse is skipped to reduce dominant switching losses.
In normal PWM mode to the buck converter, the current through the P-channel (high side) is sensed for current loop control. The P-channel current limit is used to prevent internal power PMOSFET overstress or damage by the high power. To the boost converter, the current though the N -channel (low side) is sensed for the control loop and its current limit also protects the main MOSFET.

The error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. The internal fixed slope compensation is employed to eliminate the sub-harmonic oscillation and keep regulation stable when the duty cycle is over $50 \%$.

## Fault Protection

## Short-Circuit and Overload Protection

When any of the converters' output voltage is lower than the programmed value for a certain period of time ( 100,000 clock cycles, typically 66.7 ms ), the central control circuits treat it as an overload situation; all seven channels will be turned off and SCF will be pulled low until the IC is restarted either by SU enable pin (ENSU) reset or re-application of the input voltage. During overload period, the peak current limit prevents the main switch (NMOSFET of step-up converter and PMOSFET of step-down converter) from overstress and damage, and also avoids saturation of the external inductor. For synchronous step-up (SU) channels, overload protection function is disabled in "bypass" mode.

## Over-Temperature Protection

Thermal protection completely disables power MOSFET switching when internal power dissipation becomes excessive. Only reference and internal clock are still active in this condition. Once the over-temperature condition is removed, the output voltages automatically recover. The junction over-temperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis.

## 7-Channel PMU for Digital Still Cameras

## Application Information

## Setting the Output Voltage

## Step-Down Converter

An external resistor divider is used to program the stepdown converter's output voltage from 0.6 V to $\mathrm{V}_{\text {IN }}$. Resistors R1 and R2 in Figure 1 program the output to regulate at voltages higher than 0.6 V . To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the suggested value for R 2 is $59 \mathrm{k} \Omega$. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 1 summarizes the resistor values for various output voltages with R2 set to $59 \mathrm{k} \Omega$.

The AAT2610 has 3 step-down converters: SD1, SD2 and Main SD. The external resistor sets the output voltage according to the following equations:

$$
\begin{aligned}
\mathrm{V}_{\text {OUT }} & =0.6 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \\
\mathrm{R} 1 & =\left(\frac{\mathrm{V}_{\text {OUT }}}{0.6 \mathrm{~V}}-1\right) \cdot \mathrm{R} 2
\end{aligned}
$$

Table 1 shows the resistor selection for different output voltage settings. $1 \%$ accuracy metal-film resistors are strongly recommended to get accurate output voltages.

| $\mathbf{V}_{\text {out }}(\mathbf{V})$ | $\mathbf{R 2}=\mathbf{5 9 k} \mathbf{\Omega}$ <br> $\mathbf{R 1}(\mathbf{k} \boldsymbol{\Omega})$ |
| :---: | :---: |
| 1.2 | 59 |
| 1.5 | 88.7 |
| 1.8 | 118 |
| 2.5 | 187 |
| 3.0 | 237 |
| 3.3 | 267 |

Table 1: Resistor Select for Step-Down Converter Output Voltage Setting.

## Step-Up Converter

Similar to the step-down converter, the step-up regulators also use an external resistor divider to program the output voltage. The AAT2610 has 4 step-up converters: SU, Main SU, AUX1 and AUX2. The equation for external resistors setting the output voltage is same as for the step-down converter. Figure 2 shows the synchronous (SU and Main SU) and non-synchronous (AUX1 and AUX2) step-up converter application connections. Table 2 shows resistor selection for different output voltage settings. 1\% accuracy metal-film resistors are strongly recommended to get accurate output voltages.


Figure 1: Step-Down Converter with Output Voltage Programmed by External Resistor Divider.

## 7-Channel PMU for Digital Still Cameras


(a) Synchronous step-up converter

(b) Non-synchronous step-up converter

Figure 2: Step-Up Converter with Output Voltage Programmed by External Resistor Divider.

|  | $\mathbf{R 2}=\mathbf{5 9 k} \mathbf{\Omega}$ <br> $\mathbf{R 1}(\mathbf{k} \boldsymbol{\Omega})$ |
| :---: | :---: |
| $\mathbf{V}_{\text {out }} \mathbf{( V )}$ | 267 |
| 3.3 | 316 |
| 3.8 | 357 |
| 4.2 | 432 |
| 5.0 | 1420 |
| 15 |  |

Table 2: Resistor Select for Step-up Converter Output Voltage Setting.

## Buck-Boost (Inverting) Converter

The AAT2610 has one inverting converter, AUX3. Figure 3 shows an AUX3 application circuit. Its programmed output voltage can be set by the following equations:

$$
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=\frac{-0.6 \mathrm{~V}}{\mathrm{R} 2} \cdot \mathrm{R} 1 \\
& \mathrm{R} 1=\frac{\mathrm{V}_{\text {OUT }}}{-0.6 \mathrm{~V}} \cdot \mathrm{R} 2
\end{aligned}
$$

AAT2610


Figure 3: Buck/Boost (Inverting) Converter with Output Voltage Programmed by External Resistor Divider.

## Inductor Selection

The AAT2610 can utilize small surface mount inductors due to its fast 1.5 MHz switching frequency. Optimized inductor values for each channel keeps the seven channels stable, and achieves reduced output voltage ripple at smaller output capacitor size. See Table 3 for recommended inductors for each channel. A greater inductance value will allow greater output current capability by reducing inductor ripple current. Increasing the inductance above $4.7 \mu \mathrm{H}$ will increase size to get enough saturation current rating. The following equations show the minimum saturation current of the selected inductors.

## 7-Channel PMU for Digital Still Cameras

| Manufacturer | Part Number | Inductance ( $\mu \mathrm{H}$ ) | Max DC Current <br> (A) | $\begin{gathered} \mathrm{DCR} \\ (\mathrm{~m} \Omega) \end{gathered}$ | $\begin{aligned} & \text { Size (mm) } \\ & L \times W \times H \end{aligned}$ | Type | Suit for Channel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH4D22/HP | 2.2 | 3.2 | 35.4 | $4.5 \times 4.5 \times 2.4$ | shielded | SU |
|  | CDRH8D28 | 2.5 | 4.5 | 12 | $8.3 \times 8.3 \times 3$ | shielded | SU |
|  | CDRH2D09 | 2.5 | 0.53 | 120 | $3.2 \times 3.2 \times 1.0$ | shielded | Main SD, SD1, SD2 |
|  |  | 2.2 | 0.60 | 115 | $3.2 \times 3.2 \times 1.0$ | shielded | Main SD, SD1, SD2 |
|  |  | 1.8 | 0.65 | 105 | $3.2 \times 3.2 \times 1.0$ | shielded | SD2 |
|  | CDRH2D09C | 3.3 | 0.50 | 139 | $3.2 \times 3.2 \times 1.0$ | shielded | Main SU |
|  | CDRH2D14 | 4.7 | 1.0 | 135 | $3.2 \times 3.2 \times 1.55$ | shielded | AUX1, AUX2, AUX3 |
|  | CDRH2D11/HP | 4.7 | 0.75 | 190 | $3.2 \times 3.2 \times 1.2$ | shielded |  |
|  | CDRH2D18/HP | 2.2 | 1.6 | 48 | $3.2 \times 3.2 \times 2.0$ | shielded | Main SD, SD1, SD2 |
|  | CDRH2D18/HP | 4.7 | 1.2 | 110 | $3.2 \times 3.2 \times 2.0$ | shielded | AUX1, AUX2, AUX3 |
| Cooper | SD3110 | 2.2 | 1.0 | 149 | $3.1 \times 3.1 \times 1.0$ | shielded | Main SD, SD1, SD2 |
|  | SD3110 | 3.3 | 0.81 | 195 | $3.1 \times 3.1 \times 1.0$ | shielded | Main SU, SD1, SD2 |
|  | SD3112 | 4.7 | 0.80 | 246 | $3.1 \times 3.1 \times 1.2$ | shielded | AUX1, AUX2, AUX3 |
| Murata | LQH32PN2R2NN0 | 2.2 | 1.6 | 76 | $3.2 \times 2.5 \times 1.55$ | unshielded | Main SD, SD1, SD2 |
|  | LQH32PN3R3NN0 | 3.3 | 1.2 | 120 | $3.2 \times 2.5 \times 1.55$ | unshielded | Main SU, SD1, SD2 |
|  | LQH32PN4R7NN0 | 4.7 | 1.0 | 180 | $3.2 \times 2.5 \times 1.55$ | unshielded | AUX1, AUX2, AUX3 |

Table 3: Suggested Inductor Selection Information.

To step-up converter,

$$
I_{\text {L_SAT }}>\frac{I_{\text {OUT_MAX }}}{1-D}+\frac{V_{I N} \cdot D}{2 \cdot f \cdot L}
$$

Among it,

$$
\mathrm{D}=1-\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

To step-down converter,

$$
\mathrm{I}_{\mathrm{L}_{-} \mathrm{SAT}}>\mathrm{I}_{\text {OUT_MAX }}+\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \cdot \mathrm{D}}{2 \cdot \mathrm{f} \cdot \mathrm{~L}}
$$

Among it,

$$
\mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}
$$

## Input and Output Capacitor Selection

Low ESR (equivalent series resistance) capacitors should be used to minimize output voltage ripple. Multilayer ceramic capacitors are an excellent choice as they have extremely low ESR and are available in small footprints. The following equations show the minimum capacitance under the required output voltage ripple for step-up and step-down converters. In actual application, capacitance usually decreases a lot as its DC bias increases. So when
selected output capacitors, not only calculating the output capacitor minimum values are necessary according to the equations, but the actual capacitance must be carefully considered to get expected output voltage ripple. X5R and X7R dielectric materials of ceramic capacitors are preferred for their ability to maintain capacitance over wide voltage and temperature ranges.

To step-up converter,

$$
C_{\text {OUT }} \geq \frac{D \cdot I_{\text {OUT }}}{\Delta V_{\text {OUT }} \cdot f}
$$

To step-down converter,

$$
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{V}_{\text {OUT }}}{8 \cdot \mathrm{f}^{2} \cdot \mathrm{~L} \cdot \Delta \mathrm{~V}_{\text {OUT }}} \cdot(1-\mathrm{D})
$$

For example, to step-up converter, when $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}$ $=900 \mathrm{~mA}$, and $\mathrm{f}=1.5 \mathrm{MHz}$, output ripple requires below 30 mV . According to the equation above, the calculated $C_{\text {Out }}$ should be higher than $5.6 \mu \mathrm{~F}$. If use Sumida $22 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ 0805 ceramic capacitor, its capacitance at 5V DC bias is $8.0 \mu \mathrm{~F}$ which can meet the ripple requirements.
Input capacitors for input decoupling should be located as close as possible to the device to get better input power filtering effect. Select $1 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ X5R or X7R ceramic capacitors for the inputs. Table 4 shows suggested capacitor part numbers.

## 7-Channel PMU for Digital Still Cameras

## Output Diode

A Schottky diode is suitable in the three non-synchronous step-up channels for its low forward voltage and fast recovery time. 20V rated Schottky diodes are recommended for outputs less than 10V, while 30V rated Schottky diodes are recommended for outputs greater than 10V. Table 5 shows suggested diode part numbers.

## Using $\overline{\text { SEQ }}$ for Power Sequence

Power sequence delay is designed to connect the loads to Main channel output after its normal startup. Use the SEQ output signal to control an external PMOSFET connected between Main output and loads. The SEQ output is high impedance lasted for 10 ms when startup, then pulled low after both the SD1 and SD2 converters completed soft-start and achieved output regulation. When SD1 and SD2 are disabled, $\overline{\text { SEQ }}$ is also pulled low after 10 ms when Main channel achieves regulation.

## Using SCF for Full-Load Startup

SCF goes high (high impedance, open drain) when overload protection occurs. Under normal operation, SCF pulls low. It can be used to drive a P-channel MOSFET switch that turns off the load of a selected supply in the event of an overload. Or, it can remove the load until the supply reaches regulation, effectively allowing full load startup.

## Thermal Considerations

Thermal design is an important aspect of power management IC applications and PCB layout. The AAT2610 TQFN55-40L package can provide up to 2 W of power dissipation when it is properly soldered onto a printed circuit board with thermal vias. The package has a maximum thermal resistance of $25^{\circ} \mathrm{C} / \mathrm{W}$. The maximum power dissipation in a given ambient condition can be calculated:

$$
P_{D(\text { MAX })}=\frac{\left(T_{J M A X)}-T_{A}\right)}{\theta_{J A}}
$$

Where:
$P_{D(\text { max })}=$ Maximum Power Dissipation (W)
$\theta_{\mathrm{JA}}=$ Package Thermal Resistance ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\text {JMAX })}=$ Maximum Device Junction Temperature ( ${ }^{\circ} \mathrm{C}$ ) [ $150^{\circ} \mathrm{C}$ ]
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature $\left({ }^{\circ} \mathrm{C}\right)$

The power dissipation for the synchronous buck channel in CCM (Continuous Conduction Mode) can be calculated by the following equation:

Where:
$\mathrm{P}_{\text {Syn-buck }}=$ Synchronous Buck Channel Power Dissipation
$\mathrm{I}_{\text {outвuск }}=$ Synchronous Buck Channel Output Current
$V_{\text {outвuск }}=$ Synchronous Buck Channel Output Voltage
$\mathrm{V}_{\text {Inвuck }}=$ Synchronous Buck Channel Input Voltage
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{x}}=$ Synchronous Buck Channel PMOS or NMOS
Drain-Source On Resistance
The power dissipation for the synchronous boost channel in CCM can be calculated by the following equation:

Where:

```
\(\mathrm{P}_{\text {syn-boost }}=\) Synchronous Boost Channel Power Dissipation
\(\mathrm{I}_{\text {InBoost }}=\) Synchronous Boost Channel Input Current
\(\mathrm{V}_{\text {outboost }}=\) Synchronous Boost Channel Output Voltage
\(\mathrm{V}_{\text {Inвoost }}=\) Synchronous Boost Channel Input Voltage
\(\mathrm{R}_{\mathrm{DS}(0) \mathrm{N}) \mathrm{x}}=\) Synchronous Boost Channel PMOS or NMOS
Drain-Source On Resistance
```

The power dissipation for the non-synchronous boost channel can be calculated by the following equation:

$$
\mathrm{P}_{\text {Nonsyn-BOOST }}=\mathrm{I}_{\text {INBOOST }^{2}} \cdot\left(\mathrm{R}_{\text {DS(ON/N }} \cdot\left[1-\frac{\mathrm{V}_{\text {INBOOST }}}{\mathrm{V}_{\text {OUTBOOST }}}\right]\right)
$$

Where:
$\mathrm{P}_{\text {Nonsyn-boost }}=$ Non-Synchronous Boost Channel Power Dissipation
$\mathrm{I}_{\text {InBoost }}=$ Non-Synchronous Boost Channel Input Current
$\mathrm{V}_{\text {outboost }}=$ Non-Synchronous Boost Channel Output Voltage
$\mathrm{V}_{\text {Inboost }}=$ Non-Synchronous Boost Channel Input Voltage
$\mathrm{R}_{\mathrm{DS}(0 \mathrm{O}) \mathrm{N}}=$ Non-Synchronous Boost Channel internal NMOS Drain-Source On Resistance

## 7-Channel PMU for Digital Still Cameras

The power dissipation for the inverting channel in CCM can be calculated by the following equation:


Where:
$\mathrm{P}_{\text {Nonsyn-вuckboost }}=$ Non-Synchronous Buck/Boost Channel Power Dissipation
$\mathrm{I}_{\text {In-buсквооят }}=$ Non-Synchronous Buck/Boost Channel Input Current
$V_{\text {out-buckboost }}=$ Non-Synchronous Buck/Boost Channel Output Voltage
$\mathrm{V}_{\text {In-buckboost }}=$ Non-Synchronous Buck/Boost Channel Input Voltage
$\mathrm{R}_{\mathrm{DS}(0 \mathrm{~N}) \mathrm{P}}=$ Non-Synchronous Buck/Boost Channel internal PMOS Drain-Source On Resistance

## Layout Guidance

When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the AAT2610:

1. The exposed pad (EP) must be reliably soldered to the GND plane for better power dissipation. A PGND pad below EP is required.
2. The power traces, including the GND trace, the LX trace and the IN trace should be kept short, direct and wide to allow large current flow. Each inductor of the seven channels should be connected to the LX
pins as short as possible. Use several VIA pads when routing between layers to decrease the conduction resistance.
3. The input filter capacitor of each channel should connect as closely as possible to IN (Pins 3, 8, 15, 29, 33 and 35) and GND (Pins 5, 6, 26, 27 and 37) to get good power filtering.
4. Keep the switching node, LX (Pins 4, 7, 25, 29, 34, 36 and 38), away from the sensitive FB node.
5. The feedback trace should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. The external feedback resistors should be placed as closely as possible to the FB pin (Pin 1, 2, 9, 23, 30, 32 and 40) to minimize the length of the high impedance feedback trace.
6. It is recommended to connect the external feedback resistor divider to the signal ground (Pin 16). The signal ground and power ground should be connected at a single point to alleviate the power ground noise affecting the feedback voltage.
7. The resistance of the trace from the load return to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.

Figure 4 and 5 show the AAT2610 evaluation board layout with 4 layers.

## 7-Channel PMU for Digital Still Cameras

| Manufacturer | Value ( $\mu \mathrm{F}$ ) | Voltage (V) | Case Size | Part Number | Channel / Capacitor Position |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata | 1 | 25 | 0603 | GRM188R61E105K | AUX1 / output |
|  | 1 | 10 | 0603 | GRM185R61A105K | $\begin{aligned} & \text { SD1, SD2, AUX1, AUX2, } \\ & \text { AUX3 / input } \end{aligned}$ |
|  | 3.3 | 10 | 0603 | GRM188R61A335K | AUX3 / output |
|  | 4.7 | 25 | 0805 | GRM21BR61E475K | AUX2 / output |
|  | 4.7 | 6.3 | 0603 | GRM188R60J475K | SU, Main / input <br> Main SD, SD1, SD2 / output |
|  | 10 | 6.3 | 0805 | GRM219R60J106KE19 | Main SU, SD1, SD2 |
|  | 22 | 6.3 | 0805 | GRM21BR60J226M | SU, Main SU / output |

Table 4: Suggested Input and Output Capacitor Selection Information.

| Manufacturer | Part Number | Rated <br> Forward Current (A) | Non- <br> Repetitive Peak Surge Current (A) | Rated <br> Voltage (V) | $\begin{gathered} \text { Thermal } \\ \text { Resistance } \\ \left(\text { R }_{\text {eJA/ }}{ }^{\circ} \mathrm{C} / \mathrm{W}\right) \end{gathered}$ | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON Semi | MBR0530T | 0.5 | 5.5 | 30 | 206 | SOD-123 |
|  | MBR0520LT | 0.5 | 5.5 | 20 | 206 | SOD-123 |
| Diodes | BAT42W | 0.2 | 4 | 30 | 500 | SOD-123 |
| Zetex | ZHCS350 | 0.35 | 4.2 | 40 | 330 | SOD-523 |
| Central Semi | CMDSH2-3 | 0.2 | 1.0 | 30 | 500 | SOD-323 |

Table 5: Suggested Schottky Diode Selection Information.


Figure 4: AAT2610 Evaluation Board Schematic.


Figure 5: AAT2610 Evaluation Board PCB Layout.

## 7-Channel PMU for Digital Still Cameras

| Designation | Part Number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| IC Device |  |  |  |
| U1 | AAT2610IIC | Seven-Channel High Efficiency Power Management Unit | AnalogicTech |
| Capacitor |  |  |  |
| C | T494B106M010AS | CAP TAN 10رF B 10V 20\% | KEMET |
| C101 | GRM21BR61C475K | CAP Ceramic 4.7 ${ }^{\text {F }} 0805$ X5R 16V 10\% | Murata |
| C102, C703 | GRM185R61A105K | CAP Ceramic $1 \mu \mathrm{~F} 0603$ X5R 10V 10\% |  |
| C103A, C103B, C202 | GRM21BR60J226M | CAP Ceramic $22 \mu \mathrm{~F} 0805$ X5R 6.3V 20\% |  |
| C104 | GRM1885C1H270J | CAP Ceramic 27pF 0603 C0G 50V 5\% |  |
| $\begin{aligned} & \text { C201A, C301, C401, C402, } \\ & \text { C501, C503, C601, C701 } \end{aligned}$ | GRM188R60J475K | CAP Ceramic 4.7 ${ }^{\text {F }} 0603$ X5R 6.3V 10\% |  |
| C203, C603 | GRM1885C1H560J | CAP Ceramic 56pF 0603 C0G 50V 5\% |  |
| C302 | GRM188R60J106M | CAP Ceramic 10ヶF 0603 X5R 6.3V 20\% |  |
| C303, C403 | GRM1885C1H100J | CAP Ceramic 10pF 0603 C0G 50V 5\% |  |
| C502 | GRM188R61E105K | CAP Ceramic $1 \mu \mathrm{~F} 0603$ X5R 25V 10\% |  |
| C602A, C602B, C702A, C702B | GRM21BR61C106K | CAP Ceramic 10ヶF 0805 X5R 16V 10\% |  |
| C704 | GRM1885C1H3R9D | CAP Ceramic 3.9pF $0603 \mathrm{COG} \mathrm{50V} \pm 0.5 \mathrm{pF}$ |  |
| Inductor |  |  |  |
| L1 | CDRH4D22/HP-2R2NC | Power Inductor $2.2 \mu \mathrm{H} 3.2 \mathrm{~A} \mathrm{SMD}$ | Sumida |
| L2SD | CDRH2D14-3R3NC | Power Inductor $3.3 \mu \mathrm{H}$ 1.2A SMD |  |
| L3, L4 | CDRH2D18/HPNP-2R2NC | Power Inductor $2.2 \mu \mathrm{H} 1.6 \mathrm{~A}$ SMD |  |
| L5, L6, L7 | CDRH2D14 NP-4R7NC | Power Inductor $4.7 \mu \mathrm{H}$ 1.0A SMD |  |
| Resistor |  |  |  |
| $\begin{gathered} \hline \text { R2D1, R2D2, R303 R403, R503, } \\ \text { R504, R506, R604, R703 } \\ \hline \end{gathered}$ | RC0603FR-070RL | RES $0 \Omega 1 / 10 \mathrm{~W}$ 1\% 0603 SMD | Yageo |
| R101 | RC0603FR-07432KL | RES 432K 2 1/10W 1\% 0603 SMD |  |
| $\begin{gathered} \text { R102, R202, R302 R402, R502, } \\ \text { R602, R702 } \end{gathered}$ | RC0603FR-0759KL | RES 59K 2 1/10W 1\% 0603 SMD |  |
| R201 | RC0603FR-07267KL | RES 267K 2 1/10W 1\% 0603 SMD |  |
| R301 | RC0603FR-07187KL | RES 187K $\Omega$ 1/10W 1\% 0603 SMD |  |
| R401 | RC0603FR-07118KL | RES 118K 2 1/10W 1\% 0603 SMD |  |
| R501 | RC0603FR-071M54L | RES 1.54M $\Omega$ 1/10W 1\% 0603 SMD |  |
| R601 | RC0402FR-071M42L | RES 1.42M $\Omega$ 1/16W 1\% 0402 SMD |  |
| R701 | RC0603FR-07732KL | RES 732K $\Omega$ 1/10W 1\% 0603 SMD |  |
| Other |  |  |  |
| D501, D502, D503, D504 | RS-0805 | 20mA White LED 0805 | Realstar |
| D5, D6, D7 | MBR0530 | Diode Schottky 0.5A 30V SOD-123 | International Rectifier |

Table 6: AAT2610 Li-ion Application Demo Board Bill of Materials (BOM).

## 7-Channel PMU for Digital Still Cameras

| Designation | Part Number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| IC Device |  |  |  |
| U1 | AAT2610IIC | Seven-Channel High Efficiency Power Management Unit | AnalogicTech |
| Capacitor |  |  |  |
| C | T494B106M010AS | CAP TAN 10رF B 10V 20\% | KEMET |
| C101 | GRM21BR61C475K | CAP Ceramic 4.7 F F 0805 X5R 16V 10\% | Murata |
| C102, C703 | GRM185R61A105K | CAP Ceramic $1 \mu \mathrm{~F} 0603$ X5R 10V 10\% |  |
| C103A, C201A, C201B, C302 | GRM21BR60J226M | CAP Ceramic $22 \mu \mathrm{~F} 0805$ X5R 6.3V 20\% |  |
| C203 | GRM1885C1H820J | CAP Ceramic 82pF 0603 C0G 50V 5\% |  |
| $\begin{aligned} & \text { C204, C301, C401, C402, } \\ & \text { C501, C503, C601, C701 } \end{aligned}$ | GRM188R60J475K | CAP Ceramic 4.7 $\mu \mathrm{F} 0603$ X5R 6.3V 10\% |  |
| C303 | GRM1885C1H150J | CAP Ceramic 15pF 0603 C0G 50V 5\% |  |
| C403 | GRM1885C1H5R6D | CAP Ceramic 5.6pF 0603 C0G 50V $\pm 0.5 \mathrm{pF}$ |  |
| C502 | GRM21BR61E475KA | CAP Ceramic 4.7 $\mu \mathrm{F} 0805$ X5R 25V 10\% |  |
| C602A,C602B, C702A, C702B | GRM21BR61C106K | CAP Ceramic 10رF 0805 X5R 16V 10\% |  |
| C603 | GRM1885C1H6R8D | CAP Ceramic 6.8pF $0603 \mathrm{COG} \mathrm{50V} \pm 0.5 \mathrm{pF}$ |  |
| C704 | GRM1885C1H1R5D | CAP Ceramic 1.5pF $0603 \mathrm{COG} \mathrm{50V} \pm 0.5 \mathrm{pF}$ |  |
| Inductor |  |  |  |
| L1 | CDRH4D22/HP-2R2NC | Power Inductor $2.2 \mu \mathrm{H} 3.2 \mathrm{~A} \mathrm{SMD}$ | Sumida |
| L2SU, L3, L4 | CDRH2D18/HPNP-2R2NC | Power Inductor $2.2 \mu \mathrm{H} 1.6 \mathrm{~A}$ SMD |  |
| L5, | CDRH2D14 NP-4R7NC | Power Inductor $4.7 \mu \mathrm{H} 1.0 \mathrm{~A}$ SMD |  |
| L6, L7 | CDRH2D18/HP-100 | Power Inductor $10 \mu \mathrm{H} 0.85 \mathrm{~A}$ SMD |  |
| Resistor |  |  |  |
| $\begin{aligned} & \hline \text { R2U1, R2U2, R2U3 R303, } \\ & \text { R404, R503, R504, R506, } \\ & \text { R604, R704 } \end{aligned}$ | RC0603FR-070RL | RES $0 \Omega$ 1/10W 1\% 0603 SMD | Yageo |
| R101 | RC0603FR-07432KL | RES 432Kת1/10W 1\% 0603 SMD |  |
| $\begin{gathered} \text { R102, R202, R301, R302, } \\ \text { R402, R502, R602 } \end{gathered}$ | RC0603FR-0759KL | RES 59K $21 / 10 \mathrm{~W}$ 1\% 0603 SMD |  |
| R201 | RC0603FR-07267KL | RES 267K $21 / 10 \mathrm{~W}$ 1\% 0603 SMD |  |
| R401 | RC0603FR-07187KL | RES 187K $\Omega$ 1/10W 1\% 0603 SMD |  |
| R501 | RC0603FR-071M54L | RES 1.54M $\Omega$ 1/10W 1\% 0603 SMD |  |
| R601 | RC0603FR-071M2L | RES 1.2M $\Omega$ 1/10W 1\% 0603 SMD |  |
| R701 | RC0603FR-07732KL | RES 732K 2 1/10W 1\% 0603 SMD |  |
| R702 | RC0603FR-0751KL | RES 51Kת 1/10W 1\% 0603 SMD |  |
| Other |  |  |  |
| D501, D502, D503, D504 | RS-0805 | 20mA White LED 0805 | Realstar |
| D5, D6, D7 | MBR0530 | Diode Schottky 0.5A 30V SOD-123 | International Rectifier |

Table 7: AAT2610 2AA Application Demo Board Bill of Material (BOM).

## 7-Channel PMU for Digital Still Cameras

## Additional Applications

The auxiliary AUX1 channel can drive higher current levels by adding an external resistor at the CSL1 pin. As an example, a $220 \Omega$ is connected between CSL1 and GND to get a maximum 25 mA led current as shown in Figure 6; a $73 \Omega$ is used to get maximum 35 mA led current as shown in Figure 7.


Figure 6: AUX1 Channel Application Example Driving 4 WLEDs with Maximum 25mA Led Current.


Figure 7: AUX1 Channel Application Example of Driving 4 WLEDs with Maximum 35mA Led Current.

## Ordering Information

| Output Voltage | Package | Marking $^{1}$ | Part Number(Tape \& Reel) ${ }^{2}$ |
| :---: | :---: | :---: | :---: |
| Adj. 0.6V | TQFN55-40L | $3 G X Y Y$ | AAT2610IIC |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

## Package Information

TQFN55-40L ${ }^{3}$


All dimensions in millimeters.

[^5]Advanced Analogic Technologies, Inc.
© Advanced Analogic Technologies, Inc.





 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.


[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time
    2. Mounted on 1.6 mm thick FR4 circuit board.
    3. Derate $40 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $2^{\circ} \mathrm{C}$ ambient temperature

[^1]:     tion with statistical process controls.

[^2]:     tion with statistical process controls.

[^3]:    
    tion with statistical process controls.
    2. The Step-Up converter operates in startup mode until this voltage is reached. Do not apply full load current during startup.

[^4]:     tion with statistical process controls.

[^5]:    1. $\mathrm{XYY}=$ assembly and date code.
    2. Sample stock is generally held on part numbers listed in BOLD.
     process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.
