

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

General Description

The MAX5318 is a high-accuracy, 18-bit, serial SPI input, buffered voltage output digital-to-analog converter (DAC) in a 4.4mm x 7.8mm, 24-lead TSSOP package. The device features ± 2 LSB INL (max) accuracy and a ± 1 LSB DNL (max) accuracy over the full temperature range of -40° C to $+105^{\circ}$ C.

The DAC voltage output is buffered resulting in a fast settling time of 3µs and a low offset and gain drift of \pm 0.5ppm/°C of FSR (typ). The force-sense output (OUT) maintains accuracy while driving loads with long lead lengths. Additionally, a separate AVSS supply, allows the output amplifier to go to 0V (GND) while maintaining full linearity performance.

The MAX5318 includes user-programmable digital gain and offset correction to enable easy system calibration.

At power-up, the device resets its outputs to zero or midscale. The wide 2.7V to 5.5V supply voltage range and integrated low-drift, low-noise reference buffer amplifier make for ease of use.

The MAX5318 features a 50MHz 3-wire SPI interface. The MAX5318 is available in a 24-lead TSSOP package and operates over the -40 $^{\circ}$ C to +105 $^{\circ}$ C temperature range.

Test and Measurement

Automatic Test Equipment

Data-Acquisition Systems Process Control and

Equipment

Gain and Offset Adjustment

Servo Loops

Benefits and Features

- ♦ Ideal for ATE and High-Precision Instruments \diamond INL Accuracy Guaranteed with ± 2 LSB (Max) Over Temperature
- \blacklozenge Fast Settling Time (3µs) with 10k Ω || 100pF Load
- ◆ Safe Power-Up-Reset to Zero or Midscale DAC Output (Pin-Selectable)
	- \diamond Predetermined Output Device State in Power-Up and Reset in System Design
- *** Negative Supply (AVSS) Option Allows Full INL** and DNL Performance to 0V
- ♦ SPI Interface Compatible with 1.8V to 5.5V Logic
- S High Integration Reduces Development Time and PCB Area
	- \diamond Buffered Voltage Output Directly Drives $2k\Omega$ Load Rail-to-Rail
	- \diamond Integrated Reference Buffer
	- \diamond No External Amplifiers Required
- ◆ Small 4.4mm x 7.8mm, 24-Pin TSSOP Package

[Ordering Information](#page-39-0) and [Typical Operating Circuit](#page-39-1) appear at end of data sheet.

Functional Diagram

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX5318.related.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Applications

Programmable Voltage and Current Sources Automatic Tuning and

Communication Systems

Calibration

Medical Imaging

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ABSOLUTE MAXIMUM RATINGS

REF to AGND-0.3V to the lower of V_{AVDD} and +6V SCLK, DIN, CS, BUSY, LDAC, READY,

M/Z, TC/SB, RST, PD, DOUT to DGND....... -0.3V to the lower of $(V_{DDIO} + 0.3V)$ and $+6V$

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional opera*tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute *maximum rating conditions for extended periods may affect device reliability.*

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP

Junction-to-Case Thermal Resistance (θ_{JA}) 13°C/W Junction-to-Ambient Thermal Resistance (θ_{JA}) 72°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DDIO} = 4.5V$ to 5.5V, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$, $V_{REF} = 4.096V$, $TC/SE = 0.096V$ $PD = \overline{LDAC} = M/Z = DGND$, $\overline{RST} = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1\mu F$, $T_A = -40^{\circ}\text{C}$ to +105°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

(Vavdd = V_{DDIO} = 4.5V to 5.5V, V_{AVSS} = -1.25V, V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V, V_{REF} = 4.096V, TC/SB = ${\sf PD}={\sf LDAC}={\sf M/Z}={\sf DGND},$ ${\sf RST}={\sf V}_{\sf DDIO},$ ${\sf C}_{\sf REFO} =100{\sf pF},$ ${\sf C_L}=100{\sf pF},$ ${\sf R_L}=10{\sf k}\Omega,$ ${\sf C}_{\sf BYPASS} =1{\sf pF},$ ${\sf T_A}=$ -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

(Vavdd = V_{DDIO} = 4.5V to 5.5V, V_{AVSS} = -1.25V, V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V, V_{REF} = 4.096V, TC/SB = ${\sf PD}={\sf LDAC}={\sf M/Z}={\sf DGND},$ ${\sf RST}={\sf V}_{\sf DDIO},$ ${\sf C}_{\sf REFO} =100{\sf pF},$ ${\sf C_L}=100{\sf pF},$ ${\sf R_L}=10{\sf k}\Omega,$ ${\sf C}_{\sf BYPASS} =1{\sf pF},$ ${\sf T_A}=$ -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = V_{DDIO} = 2.7V$ to 3.3V, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$, $V_{REF} = 2.5V$, $TC/SE = PD = \overline{LDAC} = 0.005$ $M/Z = DGND$, $\overline{RST} = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1pF$, GAIN = 0x3FFFF, OFFSET = 0x00000, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DDIO} = 2.7V$ to 3.3V, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$, $V_{REF} = 2.5V$, $TC/SE = PD = \overline{LDAC} = 0.005$ $M/Z = DGND$, $\overline{RST} = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1pF$, GAIN = 0x3FFFF, OFFSET = 0x00000, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = V_{DDIO} = 2.7V$ to 3.3V, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$, $V_{REF} = 2.5V$, $TC/SE = PD = \overline{LDAC} = 0.005$ $M/Z = DGND$, $\overline{RST} = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = T\mu F$, GAIN = 0x3FFFF, OFFSET = 0x00000, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.) (GAIN = 0x3FFFF and OFFSET = 0x00000.)(Note 2)

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = 5V, V_{DDIO} = 2.7V$ to 5.5V, $V_{AVSS} = -1.25V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $TC/SB = M/Z = DGND$, $C_{REFO} = 100pF$, C_{BYPASS} = 1µF, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.)(GAIN = 0x3FFFF and OFFSET = 0x00000.) (Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = 5V, V_{DDIO} = 2.7V$ to 5.5V, $V_{AVSS} = -1.25V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $TC/SB = M/Z = DGND$, $C_{REFO} = 100pF$, C_{BYPASS} = 1 μ F, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.)(GAIN = 0x3FFFF and OFFSET = 0x00000.) (Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = 5V, V_{DDIO} = 1.8V$ to 2.7V, $V_{AVSS} = -1.25V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $TC/\overline{SB} = M/\overline{Z} = DGND$, $C_{REFO} = 100pF$, C_{BYPASS} = 1 μ F, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.)(GAIN = 0x3FFFF and OFFSET = 0x00000.) (Note 2)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = 5V, V_{DDIO} = 1.8V$ to 2.7V, $V_{AVSS} = -1.25V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $TC/SE = M/Z = DGND$, $C_{REFO} = 100pF$, C_{BYPASS} = 1μ F, T_A = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C.)(GAIN = 0x3FFFF and OFFSET = 0x00000.) (Note 2)

Note 2: All devices are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +105^{\circ}$ C. Limits at $T_A = -40^{\circ}$ C are guaranteed by design.

Note 3: Linearity is tested from V_{RFF} to AGND.

Note 4: Guaranteed by design.

Note 5: The total analog throughput time from DIN to V_{OUT} is the sum of t_S and t_{BUSY} (4.9µs, typ).

Note 6: Daisy-chain speed is relaxed to accommodate $(t_{\text{CRF}} + t_{\text{CSSO}})$.

Note 7: DOUT speed limits overall SPI speed..

Figure 1. Serial Interface Timing Diagram, Stand-Alone Operation

Typical Operating Characteristics

Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{DDIO} = 5V$, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$; $V_{REF} = 4.096V$, $TC/SB = PD = M/Z = DGND$, $RST = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1\mu F$, $T_A = +25^{\circ}$ C, unless otherwise noted.)

INTEGRAL NONLINEARITY vs. TEMPERATURE

Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{DDIO} = 5V$, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$; $V_{REF} = 4.096V$, $TC/SB = PD = M/Z = DGND$, $\overline{\text{RST}}$ = V_{DDIO}, C_{REFO} = 100pF, C_L = 100pF, R_L = 10k Ω , C_{BYPASS} = 1µF, T_A = +25°C, unless otherwise noted.)

DRIFT (ppm/°C)

Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{DDIO} = 5V$, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$; $V_{REF} = 4.096V$, $TC/SB = PD = M/Z = DGND$, $RST = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1\mu F$, $T_A = +25^{\circ}$ C, unless otherwise noted.)

LSB

DRIFT (ppm/°C)

Typical Operating Characteristics (continued)

Typical Operating Characteristics (continued)

Maxim Integrated 16 and 16

Typical Operating Characteristics (continued)

(V_{AVDD} = V_{DDIO} = 5V, V_{AVSS} = -1.25V, V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V; V_{REF} = 4.096V, TC/SB = PD = M/Z = DGND, $\overline{\sf RST}$ = V_{DDIO}, C_{REFO} = 100pF, C_L = 100pF, R_L = 10k Ω , C_{BYPASS} = 1µF, T_A = +25°C, unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(V_{AVDD} = V_{DDIO} = 5V$, $V_{AVSS} = -1.25V$, $V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V$; $V_{REF} = 4.096V$, $TC/SB = PD = M/Z = DGND$, $RST = V_{DDIO}$, $C_{REFO} = 100pF$, $C_L = 100pF$, $R_L = 10k\Omega$, $C_{BYPASS} = 1\mu F$, $T_A = +25^{\circ}C$, unless otherwise noted.)

Typical Operating Characteristics (continued)

(V_{AVDD} = V_{DDIO} = 5V, V_{AVSS} = -1.25V, V_{AGND} = V_{DGND} = V_{AGND_F} = V_{AGND_S} = 0V; V_{REF} = 4.096V, TC/SB = PD = M/Z = DGND, $\overline{\text{RST}} = \text{V}_{\text{DDIO}}$, $\text{C}_{\text{REFO}} = 100$ pF, C_L = 100pF, R_L = 10k Ω , C_{BYPASS} = 1µF, T_A = +25°C, unless otherwise noted.)

4ms/div

Pin Configuration

Pin Description

Pin Description (continued)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Detailed Description

The MAX5318 is a high-accuracy, 18-bit, serial SPI input, buffered voltage output digital-to-analog converter (DAC) in a 4.4mm x 7.8mm, 24-lead TSSOP package. The device features \pm 2 LSB INL (max) accuracy and a \pm 1 LSB DNL (max) accuracy over the full temperature range of -40 \degree C to +105 \degree C.

The DAC voltage output is buffered resulting in a fast settling time of 3 μ s and a low offset and gain drift of ± 0.5 ppm/°C of FSR (typ). The force-sense output (OUT) maintains accuracy while driving loads with long lead lengths. Additionally, a separate AVSS supply allows the output amplifier to go to 0V (GND) while maintaining full linearity performance.

The MAX5318 includes user-programmable digital gain and offset correction capability to enable easy system calibration.

At power-up, the device resets its outputs to zero or midscale, providing additional safety for applications, which drive valves or other transducers that need to be off on power-up. This is selected by the state of the M/Z input on power-up.

The wide 2.7V to 5.5V supply voltage range and integrated low-drift, low-noise reference buffer amplifier makes for ease of use. Since the reference buffer input has a high input resistance, an external buffer is not required. The device accepts an external reference between 2.4V and VAVDD -0.1V for maximum flexibility and rail-to-rail operation.

The MAX5318 features a 50MHz, 3-wire SPI, QSPI, MICROWIRE, and DSP-compatible serial interface. The separate digital interface supply voltage input (V_{DDIO}) is compatible with a wide range of digital logic levels from 1.8V to 5.5V, eliminating the need for separate voltage translators.

DAC Reference Buffer

The external reference input has a high input (REF) impedance of $10M\Omega$ ||10pF and accepts an input voltage from +2.4V to V_{AVDD} - 0.1V. Connect an external reference supply between REF and AGND. Bypass the reference buffer output REFO to AGND with a 100pF capacitor. Connect the anode of an external Schottky diode to REF and the cathode to AVDD1 to prevent internal ESD diode conduction in the event that the reference voltage comes up before AVDD at power up. Follow the recommendations described in the *[Power-Supply Sequencing](#page-36-0)* section.

Visit www.maximintegrated.com/products/references for a list of available external voltage-reference devices.

Output Amplifier (OUT)

The MAX5318 includes an internal buffer for the DAC output. The internal buffer provides improved load regulation for the DAC output. The output buffer slews at $5V/\mu s$ and drives up to $2k\Omega$ in parallel with 200pF. The buffer has a rail-to-rail output capable of swinging to within 100mV of AVDD and AVSS.

The positive analog supply voltage (AVDD_) determines the maximum output voltage of the device as AVDD_ powers the output buffer.

The output is diode clamped to ground, preventing negative voltage excursions beyond approximately -0.6V.

Negative Supply Voltage (AVSS)

The negative supply voltage (AVSS) determines the minimum output voltage. If AVSS is connected to ground, the output voltage can be set to as low as 100mV without degrading linearity. For operation down to 0V, connect AVSS to a negative supply voltage between -0.1V and -1.5V. The MAX1735 is recommended for generating -1.25V from a -5V supply.

Force/Sense

The MAX5318 uses force/sense techniques to ensure that the load is regulated to the desired output voltage despite line drops due to long lead lengths. Since AGND F and AGND S have code dependent ground currents, a ground impedance less than $13m\Omega$ ensures that the INL will not degrade by more than 0.1 LSB. Form a star ground connection (Figure 2a) near the device with AGND_F, AGND_S, and AGND tied together. Always refer remote DAC loads to this system ground for best performance. Figure 2b shows how to configure the device and an external op amp for proper force/sense operation. The amplifier provides as much drive as needed to force the sensed voltage (measured between RFB and AGND_S) to equal the desired voltage.

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

18-Bit Ideal Transfer Function

The MAX5318 features 18-bit gain and 18-bit offset adjustment as shown in [Figure 3.](#page-22-0)

The incoming DIN code is multiplied and offset compensated by the generic equation shown in Equation 1. The resulting value is then applied to the DAC.

Equation 1) Generic gain and offset adjustment

$$
DAC = DIN \times GAIN + OFFSET
$$

The GAIN code is always an 18-bit straight binary word. The OFFSET code is always two's complement. It is therefore simply added to the output of the multiplier.

To guarantee that a gain of exactly 1 is possible, the actual gain coefficient applied to DIN is as defined in Equation 2.

Equation 2) Calculation of gain

$$
G = \frac{(GAIN) + 1}{2^{18}}
$$

When DIN is straight binary, the ideal transfer function is given by:

Equation 3) Straight binary ideal transfer function

$$
V_{OUT} = G \times V_{DIN} + V_{OFFSET}
$$

When DIN is two's complement, the ideal transfer function is given by:

Equation 4) Two's complement ideal transfer function

$$
V_{OUT} = \frac{V_{REF}}{2} + G \times V_{DIN} + V_{OFFSET}
$$

 V_{DIN} and V_{OFFSET} are the voltages to which the DIN and OFFSET codes are converted and V_{OUT} is the voltage at the DAC output buffer. See the *Conversion Formulas for DIN, GAIN, and OFFSET* section for equations needed to convert the DIN and OFFSET codes into V_{DIN} and VOFFSET.

Figure 2a. Star Ground Connection

Figure 2b. Force/Sense Connection

Figure 3. Gain and Offset Adjustment

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

The data DIN can be either straight binary or two's complement. In straight binary, zero code results in a zeroscale output. In two's complement, zero code results in a midscale output.

To better understand how GAIN and OFFSET affect the output voltage, see [Figure 4](#page-23-0) and [Figure 5.](#page-23-1) Consider the generation of a ramp. For now assume OFFSET is set to 0x00000. In straight binary mode, with GAIN set to 0x3FFFF $(G = 1)$, DIN starts from 0x00000 and increases to 0x3FFFF. The output voltage will start at 0V and increase to (V_{RFF} - 1 LSB). If GAIN is reduced, the ramp will still start at 0V but the maximum level reached is reduced.

With DIN set to two's complement mode, to generate the same ramp, DIN would start at 0x20000 and increase until it wraps around to 0x00000. At this point the DAC output would be midscale. DIN then increases to 0x1FFFF where the output would be full-scale -1 LSB. As GAIN is reduced, the start of the ramp becomes larger and the end of the ramp becomes smaller. The ramp is therefore centered at midscale.

In both cases, a nonzero value for OFFSET results in the output moving up or down.

Should the output of the gain and offset adjust block overflow full-scale or underflow zero-scale, the data is clipped so the DAC output will be clipped rather than overflow or underflow.

The effect of gain and offset adjustment is shown in [Figure 4](#page-23-0) for straight binary mode and [Figure 5](#page-23-1) for two's complement mode.

If any of the DIN, GAIN, or OFFSET registers is changed, the device takes 1.9 μ s (t_{BUSY}) to compute the new values to present to the DAC. While the device is computing the new DAC value, the BUSY output is set low. See the section on the BUSY output and LDAC input for details.

Figure 4. Gain and Offset Adjustment in Straight Binary Mode Figure 5. Gain and Offset Adjustment in Two's Complement Mode

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Conversion Formulas for DIN, GAIN, and OFFSET

Tables 1a and 1b show how to convert the DIN code to V_{DIN} in straight binary and two's complement modes.

Table 2 shows how to convert the GAIN code to the gain factor G, which is multiplied with V_{DIN} . Table 3 shows how to convert the OFFSET code to VOFFSET, which is summed with the product $G\bullet V_{\text{DIN}}$.

Input, Gain, and Offset Ranges

The ranges of DIN, GAIN, and OFFSET are summarized in Table 4 to [Table 6](#page-25-0). Also shown are the range values for the 18-bit MAX5318 with a 4.096V reference. Note that V_{RFF} is the reference voltage applied to REF and 1 LSB is equal to $V_{\text{REF}}/2^{18}$.

Table 1a. Converting DIN to V_{DIN} (Straight Binary Mode)

Table 1b. Converting DIN to V_{DIN} (Two's Complement Mode)

Table 2. Converting GAIN to G

Table 3. Converting OFFSET to VOFFSET

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Table 4a. DIN Range (Straight Binary Mode)

Table 4b. DIN Range (Two's Complement Mode)

Table 5. GAIN Range

Table 6. OFFSET Range

Table 7. Straight Binary DIN Examples

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Table 8. Two's Complement DIN Examples

Numerical Examples

Several numerical examples for the MAX5318, as shown in [Table 7](#page-25-1) and [Table 8](#page-26-0), illustrate how the gain and offset control changes the output voltage. The examples assume a reference voltage of 4.096V. Note that if the result of the calculation results in an under- or over-range output voltage, V_{OUT} is set to its zero or full-scale value, respectively. An under-range output is less than 0V and an over-range output is greater than V_{REF} - 1 LSB.

Reset

The device is reset upon power-on, hardware reset using RST, or software reset using register 0x4, bit 15, command RSTSW. After reset, the value of the input register, the DAC latch and the output voltage are set to the values defined by the M/\overline{Z} input. If a hardware reset occurs during a SPI programming frame, anything before and after the reset for the frame will be ignored. A software reset initiated through the SPI interface takes effect after the end of the valid frame.

Output State Upon Reset

The output voltage can be set to either zero or midscale upon power-up, or a hardware or software reset, depending on the state of the M/Z input. After power-up, if the device detects that this input is low, the output voltage is set to zero scale. If M/Z is high, the output voltage is set to midscale.

Note that during reset, when RST is low or RSTSW is set to 0, the output voltage is set slightly lower than the value after coming out of reset. During reset, the output voltage is set to the values shown for the $V_{\text{OUT-REST}}$ specification in the *Electrical Characteristics*.

Power-Down

The device can be powered down by either hardware (pulling PD high) or software (setting the PD_SW bit in either the 0x4 or 0xC registers). Note that the hardware and software inputs are ORed. Asserting either is enough to place the device in power-down mode.

In order to restore normal operation to the device, satisfy both of these conditions:

- 1) Pull PD low.
- 2) Set the bits PD_SW's (in both 0x4 and 0xC registers) to 0.

In power-down, the output is internally connected to AGND through a $2k\Omega$ resistor. The SPI interface remains active and the DAC register content remains unchanged.

Data Format Selection

(Straight Binary vs. Two's Complement) The MAX5318 interprets the data code input (DIN) as either straight binary or two's complement. To choose the straight binary format, set the TC/SB input low. For two's complement, set the input high.

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

LDAC *and* BUSY *Interaction*

The BUSY line is open drain and is normally pulled up by an external resistor. It is software-configurable bidirectional and can be pulled down externally. If any of the DIN, GAIN, and OFFSET registers is changed, the device must calculate the value to be presented to the DAC register. To indicate to the host processor that the device is busy, the device pulls the BUSY output low. Once computation is complete, the device releases BUSY and the host processor can load the DAC by toggling the LDAC input. If LDAC is set low while BUSY is low, the LDAC event is latched and implemented when the computation is complete and BUSY rises.

There are four ways in which the LDAC and BUSY outputs can be used. This is shown graphically in [Figure 6.](#page-27-0)

- 1) The host sends a new command. The device sets BUSY low. The host monitors BUSY to determine when it goes high. The device then pulses LDAC low to update the DAC.
- 2) The host sends a new command. The device sets BUSY low. The host toggles LDAC low then high before BUSY goes high. The device latches the LDAC

event but does not implement it until processing is complete. Then, BUSY goes high and the device updates the DAC.

- 3) LDAC is held low. The host sends a new command and the device sets BUSY low. The device updates the DAC when the processing is complete and BUSY goes high.
- 4) BUSY is pulled down externally to delay DAC update. The BUSY pin is bidirectional. To use BUSY as an input, set the NO_BUSY bit to 1 using the 0x4 or 0xC command. When configured as an input, pulling BUSY low at least 50ns before the device releases the line delays DAC update. DAC update occurs only after BUSY is released and goes high. If used as an input, drive BUSY with an open-drain output with a pullup to V_{DDIO} . The processing required for calculating the final DAC code is controlled by an internally generated clock. The clock frequency is not related to any external signals and the frequency is not precisely defined. Therefore, if the DAC must be updated at a precise time with the least amount of jitter, use option 1.

Figure 6. BUSY *and* LDAC *Timing*

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Serial Interface Overview

The SPI interface supports speeds up to 50MHz. When \overline{CS} is high, the remaining interface inputs are disabled to reduce transient currents. The interface supports daisy chaining to enable multiple devices to be controlled on the same SPI bus.

The device has a double-buffered interface consisting of two register banks: the input register and the DAC register. The input register for DIN/GAIN/OFFSET is connected directly to the 24-bit SPI input shift register. The DAC latch contains the DAC code after digital processing and is loaded as defined in the LDAC *and* BUSY *Interaction* section above.

A valid SPI frame is 24-bit wide with 4-bit command R3 to R0, 18-bit data D17 to D0, and 2 unused LSBs. A full 24-bit SPI command sequence is required for all SPI command operations, regardless of the number of data bits actually used for the command. Any commands terminating with less than a full 24-bit sequence will be aborted without impacting the operation of the part (subject to t_{CSA} timing requirements). Data is not written into the SPI input register or DAC and it continues to hold the preceding valid data. If a command sequence with more than 24 bits is provided, the command will be executed on the 24th SCLK falling edge and the remainder of the command will be ignored.

All SPI commands result in the device assuming control of the DOUT line from the first SCLK edge through the 24th SCLK edge. After relinquishing the DOUT line, the MAX5318 returns to a high-impedance mode. An optional bus hold circuit can be engaged to hold DOUT at its last bit value while not interfering with other devices on the bus.

DOUT is disabled at power-up and must be enabled through the SPI interface. When enabled, DOUT echoes the 4-bit command plus 18-bit data, which is being programmed. During readback, DOUT echoes the 4-bit command followed by the true readback data depending upon the type of read command. [Table 9](#page-28-0) shows the bit positions for DOUT and DIN within the 24-bit SPI frame.

The device is designed such that SCLK idles low, and DIN and DOUT change on the rising clock edge and get latched on the falling clock edge. The SPI host controller should be set accordingly.

Daisy-Chain SPI Operation Using READY *Output* The READY pulse appears 24 clock cycles after the negative edge of \overline{CS} as shown in [Figure 7](#page-29-0) and can therefore be used as the \overline{CS} line for the next device in the daisy chain. Since the device looks at the first 24 bits of the transmission following the falling edge of \overline{CS} , it is possible to daisy-chain the device with different command word lengths. READY goes high after \overline{CS} is driven high.

To perform a daisy-chain write operation, drive \overline{CS} low and output the data serially to DIN. The propagation of the READY signal then controls how the data is read by the device. As the data propagates through the daisy chain, each individual command in the chain is executed on the 24th falling clock edge following the falling edge of the respective \overline{CS} input. To update just one device in a daisy chain, send the no-op command to the other device in the chain. To update the first device in the chain, raise the \overline{CS} input after writing to that device.

Because daisy-chain operation requires paralleling the DOUTs of all the MAX5318 in the chain, the NO_HOLDEN bit in register 0x4 or 0xC should be set to 1 for all devices. Doing so ensures that DOUT goes into high-impedance after the SPI frame is complete (i.e. after the 24th clock cycle) as shown in [Figure 8](#page-29-1).

Stand-Alone Operation

The diagram in [Figure 9](#page-30-0) shows a stand-alone connection of the MAX5318 in a typical SPI application. If more than one peripheral device shares the DOUT bus, the NO_HOLDEN bit in register 0x4 or 0xC should be set to 1 for the MAX5318. Doing so ensures that DOUT goes into high-impedance after the SPI frame is complete (i.e. after the 24th clock cycle).

Note that 'X' is don't care.

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Figure 7. Daisy-Chain SPI Connection Terminating with a Standard SPI Device.

Figure 8. Daisy-Chain SPI Connection Timing

Command and Register Map

All command and data registers have read and write functionality. The register selected depends on the command select bits R[3:0]. Each write to the device consists of 4 command select bits (R[3:0]), 18 data bits (which are detailed in [Table 11](#page-31-0) to [Table 19\)](#page-35-0), and 2 don't care LSBs. A summary of the commands is shown in [Table 10](#page-30-1).

Applications Information

Power-On Reset (POR)

Upon power-on, the output is set to either zero-scale (if M/ \overline{Z} is low) and midscale (if M/ \overline{Z} is high). The entire register map is set to their default values as shown in [Table 11](#page-31-0) to [Table 19.](#page-35-0)

Figure 9. Stand-Alone Operation

Table 10. Register Map Summary

Register Details

Table 11. No-Op Command (0x0)

Table 12a. Straight Binary DIN Write Register $(TC/SB) = 0$) (0x1)

Table 12b. Two's Complement DIN Write Register (TC/SB) = 1) (0x1)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Table 14. GAIN Write Register (0x3)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Table 15. General Configuration Write Register (0x4)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Table 16. DIN Read Register (0x9)

Table 17. OFFSET Read Register (0xA)

Table 18. GAIN Read Register (0xB)

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Power Supplies and Bypassing Considerations

For best performance, use a separate supply for the MAX5318. Bypass V_{DDIO} , AVDD_, and AVSS with highquality ceramic capacitors to a low-impedance ground as close as possible to the device. A typical high-quality X5R 10uF capacitor can become self resonant at 2MHz. Therefore, it is actually an inductor above 2MHz and is useless for decoupling signals above 2MHz. It is therefore recommended that several capacitors of different values are connected in parallel. [Figure 10](#page-36-1) shows the magnitude of impedance of typical 1µF, 100nF, and 10nF X5R capacitors. As the capacitance reduces, the self-resonant frequency increases. In addition, the parallel combination of all three is shown and exhibits a significant improvement over a single capacitor. These plots do not include any PCB trace inductance.

Minimize lead lengths to reduce lead inductance. Adding just 2nH trace inductance to each of the typical capacitors above produces the effects shown in [Figure 11](#page-36-2). This shows significant reduction in the self-resonant frequencies of the capacitors.

Internal Linear Regulator (BYPASS)

BYPASS is the output of an internal linear regulator and is used to power digital circuitry. Connect BYPASS to DGND with a ceramic capacitor in the range of $1\mu F$ to $10\mu F$ with ESR in the range of 100m Ω to 20m Ω to ensure stability. The typical voltage on this pin is 2.4V. Use a low-leakage capacitor to ensure low power-down current.

Power-Supply Sequencing

During power-up, ensure that AVDD_ comes up before the reference does. If this is not possible, connect a Schottky diode between the REF and AVDD_ such as the MBR0530T1G. If REF does come up before AVDD_, the diode conducts and clamps REF to AVDD_. Once AVDD_ has come up, the diode no longer conducts. REF should always be below AVDD as specified in the *Electrical Characteristics*. AVDD_ and AVDD_ should be connected together and powered from the same supply.

V_{DDIO} and AVSS can be sequenced in any order. Always perform a reset operation after all the supplies are brought up to place the device in a known operating state.

Layout Considerations

Digital and AC transient signals on AGND inputs can create noise at the outputs. Connect both AGND inputs to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance (see the *[Force/Sense](#page-21-0)* section).

Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to AGND. Do not use wire-wrapped boards and sockets. Use ground plane shielding to improve noise immunity. Do not run analog and digital signals parallel to one another (especially clock signals) and avoid routing digital lines underneath the device package.

For a recommended layout, consult the MAX5318 Evaluation Kit datasheet.

> 3k 1k

100 10

IMPEDANCE (22)

IPEDANCE (22)

1 100m 10m

4m

100k 1M 10M 100M

FREQUENCY (Hz)

10nF

+++

1µF

100nF

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Voltage Reference Selection and Layout

The voltage reference should be placed close to the DAC. The same power-supply decoupling and grounding rules as the DAC should be implemented. Many voltage references require an output capacitor for stability or noise reduction. Provided the trace between the reference device and the DAC is kept short and well shielded, a single capacitor may be used and placed close to the DAC. However, for improved noise immunity, additional capacitors may be used but be careful not to exceed the recommended capacitance range for the voltage reference.

Refer to Maxim Applications Note AN4300: *Calculating the Error Budget in Precision Digital-to-Analog Converter (DAC) Applications* for detailed description of voltage reference parameters and trading off the error budget. The MAX6126 is recommended for use with this device.

Optimizing Data Throughput Rate

The LDAC *and* BUSY *Interaction* section details the timing of data written to the device and how the DAC is updated. Data throughput speed can be increased by overlapping the data load time with the calibration and settling time as shown below in [Figure 12.](#page-37-0) Following the 24th SCLK falling edge, the device starts its calibration period. Providing that the LDAC falling edge arrives before the 24th SCLK falling edge, and assuming the SPI clock frequency is high enough, the throughput period is therefore limited by the internal calculation and settling times only. A slight further increase in throughput time can be gained by either toggling LDAC during the calculation time or by pulling it low permanently. However, the exact point at which the DAC update occurs is then determined internally as indicated by the BUSY line rising edge. This is not an exact time.

BUSY *Line Pullup Resistor Selection*

The BUSY pin is an open-drain output. It therefore requires a pullup resistor. $2k\Omega$ value is recommended as a compromise between power and speed. Stray capacitance on this line can easily slow the rise time to an unacceptable level. The BUSY pin can sink up to 5mA. Therefore a resistor as low as $V_{\text{DDIO}}/0.005$ may be used if faster rise times are required.

Producing Unipolar High-Voltage and Bipolar Outputs

Figure 11 and Figure 12 show how external op amps can be used to produce a unipolar high-voltage output and a bipolar output

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes. This line is drawn between the zero and full-scale codes of the transfer function, once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL is less than or equal to 1 LSB, the DAC guarantees no missing codes and is monotonic.

Figure 12. Optimum Throughput with Stable Update Period

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function at a single point. Typically, the point at which the offset error is specified is at or near the zero-scale point of the transfer function.

Gain Error

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Settling Time

0V TO KVREF $K = 1 + R2/R1$

The settling time is the amount of time required from the start of a LDAC high-to-low transition or BUSY low-to-high transition (whichever occurs last), until the DAC output settles to within 0.003% of the final value.

R1 | R2

Digital Feedthrough

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.

Digital-to-Analog Glitch Impulse

The glitch impulse occurs at the major carry transitions along the segmented bit boundaries. It is specified as the net area of the glitch impulse which appears at the output when the digital input code changes by 1 LSB. The glitch impulse is specified in nanovolts-seconds (nV-s).

Digital-to-Analog Power-Up Glitch Impulse

The digital-to-analog power-up glitch is the net area of the glitch impulse which appears at the output when the device exits power-down mode.

OUT

MAX5318

Figure 13. Unipolar High-Voltage Output Figure 14. Bipolar Output

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Typical Operating Circuit

Ordering Information

+*Denotes a lead(Pb)-free/RoHS-compliant package.*

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

18-Bit, High-Accuracy Voltage Output DAC with Digital Gain, Offset Control, and SPI Interface

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 41

© 2012 Maxim Integrated The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.