

# ADG811/ADG812/ADG813

## FEATURES

0.5 Ω typical on resistance

0.8 Ω maximum on resistance at 125°C

1.65 V to 3.6 V operation

Automotive temperature range: -40°C to +125°C

High current carrying capability: 300 mA continuous

Rail-to-rail switching operation

Fast switching times: <25 ns

Typical power consumption <0.1 μW

## APPLICATIONS

Cellular phones

MP3 players

Power routing

Battery-powered systems

PCMCIA cards

Modems

Audio and video signal routing

Communications systems

## GENERAL DESCRIPTION


The ADG811/ADG812/ADG813 are low voltage CMOS devices containing four independently selectable switches. These switches offer ultralow on resistance of less than 0.8 Ω over the full temperature range. The digital inputs can handle 1.8 V logic with a 2.7 V to 3.6 V supply.

These devices contain four independent single-pole/single-throw (SPST) switches. The ADG811 and ADG812 differ only in that the digital control logic is inverted. The ADG811 switches are turned on with a logic low on the appropriate control input, while a logic high is required to turn on the switches of the ADG812. The ADG813 contains two switches whose digital control logic is similar to the ADG811, while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. The ADG813 exhibits break-before-make switching action.

The ADG811/ADG812/ADG813 are fully specified for 3.3 V, 2.5 V, and 1.8 V supply operation. The ADG811 is available in a 16-lead TSSOP package and a 16-lead LFCSP package, and the ADG812/ADG813 are available in a 16-lead TSSOP package.

## FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC 1 INPUT

04308A-001

Figure 1.

## PRODUCT HIGHLIGHTS

1. <0.8 Ω over full temperature range of -40°C to +125°C.
2. Single 1.65 V to 3.6 V operation.
3. Operational with 1.8 V CMOS logic.
4. High current handling capability (300 mA continuous current at 3.3 V).
5. Low THD + N (0.02% typical).
6. Small 3 mm × 3 mm LFCSP package and 16-lead TSSOP package.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
 Fax: 781.461.3113 ©2003–2009 Analog Devices, Inc. All rights reserved.

# ADG811/ADG812/ADG813

## TABLE OF CONTENTS

Features .....	1	Pin Configurations and Function Descriptions .....	7
Applications.....	1	Typical Performance Characteristics .....	8
General Description .....	1	Test Circuits.....	11
Functional Block Diagrams.....	1	Terminology .....	13
Product Highlights .....	1	Outline Dimensions.....	14
Revision History .....	2	Ordering Guide .....	15
Specifications.....	3		
Absolute Maximum Ratings.....	6		
ESD Caution.....	6		

## REVISION HISTORY

### 11/09—Rev. A to Rev. B

Added 16-Lead LFCSP.....	Universal
Changes to Table 4.....	6
Changes to Pin Configurations and Function Description Section.....	7
Moved Terminology Section.....	13
Updated Outline Dimensions .....	14
Changes to Ordering Guide .....	15

### 5/04—Rev. 0 to Rev. A

Updated Format.....	Universal
Updated Package Choices .....	Universal

### 11/03—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted. Temperature range for the Y version is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance, $R_{ON}$	0.5			$\Omega$ typ	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA};$ see Figure 19
On Resistance Match Between Channels, $\Delta R_{ON}$	0.65 0.04	0.75 0.075	0.8 0.08	$\Omega$ max $\Omega$ typ	$V_{DD} = 2.7 \text{ V}, V_S = 0.5 \text{ V}, I_S = 10 \text{ mA}$
On Resistance Flatness, $R_{FLAT(ON)}$	0.1	0.15	0.16	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.2$			nA typ	$V_{DD} = 3.6 \text{ V}$ $V_S = 0.6 \text{ V}/3.3 \text{ V}, V_D = 3.3 \text{ V}/0.6 \text{ V};$ see Figure 20
Drain Off Leakage, $I_D$ (Off)	$\pm 1$ $\pm 0.2$	$\pm 8$	$\pm 80$	nA max nA typ	$V_S = 0.6 \text{ V}/3.3 \text{ V}, V_D = 3.3 \text{ V}/0.6 \text{ V};$ see Figure 20
Channel On Leakage, $I_D, I_S$ (On)	$\pm 1$ $\pm 0.2$	$\pm 8$ $\pm 15$	$\pm 80$ $\pm 90$	nA max nA typ nA max	$V_S = V_D = 0.6 \text{ V or } 3.3 \text{ V};$ see Figure 21
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	6			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
$t_{ON}$	21			ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$
$t_{OFF}$	25 4	26	28	ns max ns typ	$V_S = 1.5 \text{ V}/0 \text{ V};$ see Figure 22
Break-Before-Make Time Delay, $t_{BBM}$ (ADG813 Only)	5 17	6	7	ns max ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$ $V_S = 1.5 \text{ V};$ see Figure 22
Charge Injection	30		5	ns min pC typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 1.5 \text{ V};$ see Figure 23
Off Isolation	-67			dB typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 24
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz};$ see Figure 25
Total Harmonic Distortion (THD + N)	0.02			%	$R_L = 32 \Omega, f = 20 \text{ Hz to } 20 \text{ kHz},$ $V_S = 2 \text{ V p-p}$
Insertion Loss	-0.05			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz}$
-3 dB Bandwidth	90			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF};$ see Figure 26
$C_S$ (Off)	30			pF typ	
$C_D$ (Off)	35			pF typ	
$C_D, C_S$ (On)	60			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1.0	4	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 3.6 \text{ V}$ Digital inputs = 0 V or 3.6 V

<sup>1</sup> Guaranteed by design, but not subject to production test.

# ADG811/ADG812/ADG813

$V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$ , GND = 0 V, unless otherwise noted. Temperature range for the Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance, $R_{ON}$	0.65			$\Omega$ typ	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 10 \text{ mA}$ ; see Figure 19
On Resistance Match Between Channels, $\Delta R_{ON}$	0.72 0.04	0.8 0.08	0.88 0.085	$\Omega$ max $\Omega$ typ	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0.55 \text{ V}$ , $I_S = 10 \text{ mA}$
On Resistance Flatness, $R_{FLAT(ON)}$	0.16 0.23		0.24	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_{DD} = 2.3 \text{ V}$ , $V_S = 0 \text{ V}$ to $V_{DD}$ , $I_S = 10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.2$			nA typ	$V_{DD} = 2.7 \text{ V}$
Drain Off Leakage, $I_D$ (Off)	$\pm 1$ $\pm 0.2$	$\pm 6$ $\pm 2$	$\pm 35$	nA max nA typ	$V_S = 0.6 \text{ V}/2.4 \text{ V}$ , $V_D = 2.4 \text{ V}/0.6 \text{ V}$ ; see Figure 20
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 1$ $\pm 0.2$	$\pm 6$ $\pm 11$	$\pm 35$ $\pm 70$	nA max nA typ nA max	$V_S = V_D = 0.6 \text{ V}$ or $2.4 \text{ V}$ ; see Figure 21
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		1.7		V min	
Input Low Voltage, $V_{INL}$		0.7		V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	6			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
$t_{ON}$	22			ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
$t_{OFF}$	27 4	29 6	30 8	ns max ns typ	$V_S = 1.5 \text{ V}/0 \text{ V}$ ; see Figure 22
Break-Before-Make Time Delay, $t_{BBM}$ (ADG813 Only)	18		5	ns max ns typ	$R_L = 50 \Omega$ , $C_L = 35 \text{ pF}$
Charge Injection	25			ns min pC typ	$V_{S1} = V_{S2} = 1.5 \text{ V}$ ; see Figure 23
Off Isolation	-67			dB typ	$V_S = 1.25 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 24
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 25
Total Harmonic Distortion (THD + N)	0.022			%	$R_L = 32 \Omega$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$ , $V_S = 1.5 \text{ V}$ p-p
Insertion Loss	-0.06			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$
-3 dB Bandwidth	90			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 26
$C_S$ (Off)	32			pF typ	
$C_D$ (Off)	37			pF typ	
$C_D$ , $C_S$ (On)	60			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1.0	4	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 2.7 \text{ V}$ Digital inputs = 0 V or 2.7 V

<sup>1</sup> Guaranteed by design, but not subject to production test.

$V_{DD}$  = 1.65 V to 1.95 V, GND = 0 V, unless otherwise noted. Temperature range for the Y version is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Table 3.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range		0 V to $V_{DD}$		V	
On Resistance, $R_{ON}$	1			$\Omega$ typ	$V_{DD} = 1.8 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA};$ see Figure 19
	1.4	2.2	2.2	$\Omega$ max	$V_{DD} = 1.65 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 10 \text{ mA}$
	2.5	4	4	$\Omega$ max	$V_{DD} = 1.65 \text{ V}, V_S = 0.7 \text{ V}, I_S = 10 \text{ mA}$
On Resistance Match Between Channels, $\Delta R_{ON}$	0.1			$\Omega$ typ	
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (Off)	$\pm 0.2$			nA typ	$V_{DD} = 1.95 \text{ V}$
					$V_S = 0.6 \text{ V}/1.65 \text{ V}, V_D = 1.65 \text{ V}/0.6 \text{ V};$ see Figure 20
Drain Off Leakage $I_D$ (Off)	$\pm 1$	$\pm 5$	$\pm 30$	nA max	
	$\pm 0.2$			nA typ	$V_S = 0.6 \text{ V}/1.65 \text{ V}, V_D = 1.65 \text{ V}/0.6 \text{ V};$ see Figure 20
Channel On Leakage $I_D, I_S$ (On)	$\pm 1$	$\pm 5$	$\pm 30$	nA max	
	$\pm 0.2$			nA typ	$V_S = V_D = 0.6 \text{ V or } 1.65 \text{ V};$ see Figure 21
	$\pm 1$	$\pm 9$	$\pm 60$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		0.65 $V_{DD}$		V min	
Input Low Voltage, $V_{INL}$		0.35 $V_{DD}$		V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
CIN, Digital Input Capacitance	6			$\mu\text{A}$ max	
				pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
$t_{ON}$	27			ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$
	35	36	37	ns max	$V_S = 1.5 \text{ V}/0 \text{ V};$ see Figure 22
$t_{OFF}$	6			ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$
	8	9	10	ns max	$V_S = 1.5 \text{ V};$ see Figure 22
Break-Before-Make Time Delay, $t_{BBM}$ (ADG813 Only)	20			ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}$
			5	ns min	$V_{S1} = V_{S2} = 1 \text{ V};$ see Figure 23
Charge Injection	15			pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 24
Off Isolation	-67			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz};$ Figure 25
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz};$ see Figure 27
Total Harmonic Distortion (THD + N)	0.14			%	$R_L = 32 \Omega, f = 20 \text{ Hz to } 20 \text{ kHz},$ $V_S = 1.2 \text{ V p-p}$
Insertion Loss	-0.08			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 100 \text{ kHz}$
-3 dB Bandwidth	90			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF};$ see Figure 26
$C_S$ (Off)	32			pF typ	
$C_D$ (Off)	38			pF typ	
$C_D, C_S$ (On)	60			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1.0	4	$\mu\text{A}$ typ	$V_{DD} = 1.95 \text{ V}$
				$\mu\text{A}$ max	Digital inputs = 0 V or 1.95 V

<sup>1</sup> Guaranteed by design, but not subject to production test.

# ADG811/ADG812/ADG813

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

Table 4.

Parameter	Rating
V <sub>DD</sub> to GND	-0.3 V to +4.6 V
Analog Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V
Digital Inputs <sup>1</sup>	GND – 0.3 V to 4.6 V or 10 mA, whichever occurs first (Pulsed at 1 ms, 10% duty-cycle maximum)
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA
Continuous Current, S or D	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range, Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
TSSOP Package	
θ <sub>JA</sub> Thermal Impedance	150°C/W
θ <sub>JC</sub> Thermal Impedance	27°C/W
LFCSP Package	
θ <sub>JA</sub> Thermal Impedance	70°C/W
IR Reflow, Peak Temperature <20 sec	235°C

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

Table 5. ADG811/ADG812 Truth Table

ADG811 IN	ADG812 IN	Switch Condition
0	1	On
1	0	Off

Table 6. ADG813 Truth Table

Logic	Switch 1, Switch 4	Switch 2, Switch 3
0	Off	On
1	On	Off

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADG811/ADG812/ADG813 Pin Configuration (16-Lead TSSOP)




Figure 3. ADG811 Pin Configuration (16-Lead LFCSP)

Table 7. ADG811/ADG812/ADG813 Pin Configuration (16-Lead TSSOP)

Pin No.	Mnemonic	Definition
1	IN1	Logic control input.
2	D1	Drain Terminal. This pin may be an input or output.
3	S1	Source Terminal. This pin may be an input or output.
4	NC	No Connect.
5	GND	Ground (0 V) reference.
6	S4	Source Terminal. This pin may be an input or output.
7	D4	Drain Terminal. This pin may be an input or output.
8	IN4	Logic Control Input.
9	IN3	Logic Control Input.
10	D3	Drain Terminal. This pin may be an input or output.
11	S3	Source Terminal. This pin may be an input or output.
12	NC	No Connect.
13	VDD	Most Positive Power Supply Potential.
14	S2	Source Terminal. This pin may be an input or output.
15	D2	Drain Terminal. This pin may be an input or output.
16	IN2	Logic Control Input.

Table 8. ADG811 Pin Configuration (16-Lead LFCSP)

Pin No.	Mnemonic	Definition
1	S1	Source Terminal. This pin may be an input or output.
2	NC	No Connect.
3	GND	Ground (0 V) Reference.
4	S4	Source Terminal. This pin may be an input or output.
5	D4	Drain Terminal. This pin may be an input or output.
6	IN4	Logic Control Input.
7	IN3	Logic Control Input.
8	D3	Drain Terminal. This pin may be an input or output.
9	S3	Source Terminal. This pin may be an input or output.
10	NC	No Connect.
11	VDD	Most Positive Power Supply Potential.
12	S2	Source Terminal. This pin may be an input or output.
13	D2	Drain Terminal. This pin may be an input or output.
14	IN2	Logic Control Input.
15	IN1	Logic Control Input.
16	D1	Drain Terminal. This pin may be an input or output.
	EPAD	Connect exposed pad to GND.

# ADG811/ADG812/ADG813

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 2.7\text{ V}$  to  $3.6\text{ V}$

04306-A-003




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 3.3\text{ V}$

04306-A-006





Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 2.5\text{ V} \pm 0.2\text{ V}$

04306-A-004



04306-A-007

Figure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 2.5\text{ V}$






Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 1.8\text{ V} \pm 0.15\text{ V}$

04306-A-005




04306-A-008

Figure 9. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 1.8\text{ V}$




04306-A-009

Figure 10. Leakage Current vs. Temperature,  $V_{DD} = 3.3\text{ V}$




04306-A-010

Figure 11. Leakage Current vs. Temperature,  $V_{DD} = 2.5\text{ V}$




04306-A-011

Figure 12. Leakage Current vs. Temperature,  $V_{DD} = 1.8\text{ V}$




04306-A-012

Figure 13. Charge Injection ( $Q_{INU}$ ) vs. Source Voltage ( $V_s$ )



04306-A-013

Figure 14.  $t_{ON}/t_{OFF}$  Times vs. Temperature



04306-A-014

# ADG811/ADG812/ADG813




Figure 16. Crosstalk vs. Frequency

04306-A-015




Figure 18. Total Harmonic Distortion + Noise (THD + N) vs. Frequency

04306-A-017




Figure 17. Off Isolation vs. Frequency

04306-A-016

## TEST CIRCUITS








Figure 22. Switching Times



04306-A-021







Figure 23. Break-Before-Make Time Delay,  $t_{BBM}$  (ADG813 Only)




04306-A-022



04306-A-023


# ADG811/ADG812/ADG813



$$\text{OFF ISOLATION} = 20 \log \frac{V_{\text{OUT}}}{V_S}$$

04396-A-024


Figure 25. Off Isolation



$$\text{INSERTION LOSS} = 20 \log \frac{V_{\text{OUT WITH SWITCH}}}{V_{\text{OUT WITHOUT SWITCH}}}$$

04396-A-025

Figure 26. Bandwidth



$$\text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \log \frac{V_{\text{OUT}}}{V_S}$$

04396-A-026


Figure 27. Channel-to-Channel Crosstalk

## TERMINOLOGY

<b>I<sub>DD</sub></b>	<b>C<sub>D</sub>, C<sub>S</sub> (On)</b>
Positive supply current.	On switch capacitance. Measured with reference to ground.
<b>V<sub>D</sub>, V<sub>S</sub></b>	<b>C<sub>IN</sub></b>
Analog voltage on Terminal D, Terminal S.	Digital input capacitance.
<b>R<sub>ON</sub></b>	<b>t<sub>ON</sub></b>
Ohmic resistance between D and S.	Delay time between the 50% and the 90% points of the digital input and switch on condition.
<b>R<sub>FLAT (ON)</sub></b>	<b>t<sub>OFF</sub></b>
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.	Delay time between the 50% and the 90% points of the digital input and switch off condition.
<b>ΔR<sub>ON</sub></b>	<b>t<sub>BBM</sub></b>
On resistance match between any two channels, that is, R <sub>ON</sub> maximum – R <sub>ON</sub> minimum.	On or off time measured between the 80% points of both switches, when switching from one to another.
<b>I<sub>s (Off)</sub></b>	<b>Charge Injection</b>
Source leakage current with the switch off.	A measure of the glitch impulse transferred from the digital input to the analog output during on-to-off switching.
<b>I<sub>d (Off)</sub></b>	<b>Off Isolation</b>
Drain leakage current with the switch off.	A measure of unwanted signal coupling through an off switch.
<b>I<sub>d, I<sub>s (On)</sub></sub></b>	<b>Crosstalk</b>
Channel leakage current with the switch on.	A measure of unwanted signal that is coupled through from one channel to another because of parasitic capacitance.
<b>V<sub>INL</sub></b>	<b>-3 dB Bandwidth</b>
Maximum input voltage for Logic 0.	The frequency at which the output is attenuated by 3 dB.
<b>V<sub>INH</sub></b>	<b>On Response</b>
Minimum input voltage for Logic 1.	The frequency response of the on switch.
<b>I<sub>INL</sub> (I<sub>INH</sub>)</b>	<b>Insertion Loss</b>
Input current of the digital input.	The loss due to the on resistance of the switch.
<b>C<sub>s (Off)</sub></b>	<b>THD + N</b>
Off switch source capacitance. Measured with reference to ground.	The ratio of the harmonic amplitudes plus noise of a signal to the fundamental.
<b>C<sub>D (Off)</sub></b>	
Off switch drain capacitance. Measured with reference to ground.	

# ADG811/ADG812/ADG813

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 28. 16-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-16)

Dimensions shown in millimeters



\*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-2  
EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 29. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]

3 mm × 3 mm Body, Very Thin Quad

(CP-16-2)

Dimensions shown in millimeters

072208-A

**ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG811YRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG811YRU-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG811YRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG811YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG811YCPZ-REEL <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-2
ADG811YCPZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-2
ADG812YRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG812YRU-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG812YRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG812YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG812YRUZ-REEL7 <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG813YRU	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG813YRU-REEL	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG813YRU-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16
ADG813YRUZ <sup>1</sup>	-40°C to +125°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16

<sup>1</sup> Z = RoHS Compliant Part.

# ADG811/ADG812/ADG813

## NOTES

©2003–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.  
D04306-0-11/09(B)



[www.analog.com](http://www.analog.com)



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

#### Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помошь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помошь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: [org@eplast1.ru](mailto:org@eplast1.ru)

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.