www.ti.com

SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Max t_{pd} of 5.8 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17


NOTE: New and improved versions of the SN74ALVC164245 are available. The new part numbers are SN74LVC16T245 and SN74LVCH16T245 and should be considered for new designs.

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V_{CCB} , which is set to operate at 3.3 V and 5 V. A port has V_{CCA} , which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses. The control circuitry (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) is powered by V_{CCA} .

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



ORDERING INFORMATION

| T _A | PACKA | GE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|-------------------|-----------------------|------------------|
| | FBGA – GRD | Tana and real | 74ALVC164245GRDR | VC4245 |
| | FBGA – ZRD (Pb-free) | Tape and reel | 74ALVC164245ZRDR | VC4245 |
| | | Tube of 25 | SN74ALVC164245DL | |
| | SSOP - DL | Daal of 4000 | SN74ALVC164245DLR | ALVC164245 |
| | | Reel of 1000 | 74ALVC164245DLRG4 | |
| -40°C to 85°C | | Reel of 2000 | SN74ALVC164245DGGR | |
| | TOCOD DOC | Reel of 2000 | 74ALVC164245DGGRG4 | AL \/O40404F |
| | TSSOP – DGG | Daal of 050 | SN74ALVC164245DGGT | ALVC164245 |
| | | Reel of 250 | 74ALVC164245DGGTE4 | |
| | VFBGA – GQL | Dool of 1000 | SN74ALVC164245KR | VCADAE |
| | VFBGA - ZQL (Pb-free) | Reel of 1000 | 74ALVC164245ZQLR | VC4245 |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS416P-MARCH 1994-REVISED NOVEMBER 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ} .

GQL OR ZQL PACKAGE (TOP VIEW)

| | _ | 1 | 2 | 3 | 4 | 5 | 6 | |
|----|----------|----|----|----|----|----|----------------|---|
| Αĺ | / | () | () | () | | | \overline{C} | Ì |
| В | | () | () | () | () | () | () | |
| С | | () | () | () | () | () | () | |
| D | | () | () | () | () | () | () | |
| Е | | () | () | | | () | () | |
| F | | () | () | | | () | () | |
| G | | () | () | () | () | () | () | |
| Н | | () | () | () | () | () | () | |
| J | | () | () | () | () | () | () | |
| K | l | () | () | () | () | () | \circ | J |
| | • | | | | | | | • |

TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------|-----|-----------|-----------|-----|-----------------|
| Α | 1DIR | NC | NC | NC | NC | 1 OE |
| В | 1B2 | 1B1 | GND | GND | 1A1 | 1A2 |
| С | 1B4 | 1B3 | V_{CCB} | V_{CCA} | 1A3 | 1A4 |
| D | 1B6 | 1B5 | GND | GND | 1A5 | 1A6 |
| Е | 1B8 | 1B7 | | | 1A7 | 1A8 |
| F | 2B1 | 2B2 | | | 2A2 | 2A1 |
| G | 2B3 | 2B4 | GND | GND | 2A4 | 2A3 |
| Н | 2B5 | 2B6 | V_{CCB} | V_{CCA} | 2A6 | 2A5 |
| J | 2B7 | 2B8 | GND | GND | 2A8 | 2A7 |
| K | 2DIR | NC | NC | NC | NC | 2 OE |

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)

| | _ | 1 | 2 | 3 | 4 | 5 | 6 | |
|---|-----------|------------|------------|------------|------------|------------|------------|--|
| Α | \bigcap | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| В | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| С | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| D | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| Е | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| F | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| G | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| н | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| J | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | |
| | ι | | | | | | | |

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

| | 1 | 2 | 3 | 4 | 5 | 6 | |
|---|-----|-----|------------------|-----------------|-----|-----|--|
| Α | 1B1 | NC | 1DIR | 1 OE | NC | 1A1 | |
| В | 1B3 | 1B2 | NC | NC | 1A2 | 1A3 | |
| С | 1B5 | 1B4 | V _{CCB} | V_{CCA} | 1A4 | 1A5 | |
| D | 1B7 | 1B6 | GND | GND | 1A6 | 1A7 | |
| E | 2B1 | 1B8 | GND | GND | 1A8 | 2A1 | |
| F | 2B3 | 2B2 | GND | GND | 2A2 | 2A3 | |
| G | 2B5 | 2B4 | V _{CCB} | V_{CCA} | 2A4 | 2A5 | |
| Н | 2B7 | 2B6 | NC | NC | 2A6 | 2A7 | |
| J | 2B8 | NC | 2DIR | 2 OE | NC | 2A8 | |

(1) NC - No internal connection

FUNCTION TABLE⁽¹⁾ (EACH 8-BIT SECTION)


| CONTRO | CONTROL INPUTS | | CIRCUITS | OPERATION | |
|--------|----------------|---------|----------|-----------------|--|
| ŌĒ | DIR | A PORT | B PORT | UPERATION | |
| L | L | Enabled | Hi-Z | B data to A bus | |
| L | Н | Hi-Z | Enabled | A data to B bus | |
| Н | X | Hi-Z | Hi-Z | Isolation | |

(1) Input circuits of the data I/Os always are active.



SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted)

| | | | MIN | MAX | UNIT | |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|------------------------|------|--|
| \/ | Supply voltage range | V _{CCA} | -0.5 | 4.6 | V | |
| V _{CC} | Supply voltage range | V _{CCB} | -0.5 | 6 | V | |
| | | Except I/O ports (2) | -0.5 | 6 | | |
| V_{I} | Input voltage range | I/O port A ⁽³⁾ | -0.5 | V _{CCA} + 0.5 | V | |
| | | I/O port B ⁽²⁾ | -0.5 | V _{CCB} + 0.5 | | |
| I _{IK} | Input clamp current | V ₁ < 0 | | -50 | mA | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | |
| Io | Continuous output current | | | ±50 | mA | |
| | $\begin{array}{c} \text{Supply Voltage range} & & & & \\ \hline V_{CCB} & & & \\ \hline \text{Except I/O ports}^{(2)} & & \\ \hline \text{Input voltage range} & & & \\ \hline I/O port A^{(3)} & & \\ \hline I/O port B^{(2)} & & \\ \hline \text{Input clamp current} & & V_{I} < 0 & \\ \hline \text{Output clamp current} & & V_{O} < 0 & \\ \hline \end{array}$ | | ±100 | mA | | |
| | | DGG package | | 70 | | |
| 0 | Declines the secol inserted as a (4) | DL package | | 63 | 0000 | |
| θ_{JA} | Package thermal impedance (*) | GQL/ZQL package | | 42 | °C/W | |
| | | GRD/ZRD package | | 36 | | |
| T _{stg} | Storage temperature range | | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ This value is limited to 6 V maximum.

⁽³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

Recommended Operating Conditions⁽¹⁾

for $\rm V_{\rm CCB}$ at 3.3 V and 5 V

| | | | | MIN | MAX | UNIT |
|---------------------|-----------------------------------|------------------------------------|--|-----|-----------|------|
| V _{CCB} | Supply voltage | | | 3 | 5.5 | V |
| V_{IH} | High-level input voltage | | | 2 | | V |
| V | Low-level input voltage | V _{CCB} = 3 V to 3.6 V | | 0.7 | | V |
| V _{IB} In | Low-level input voitage | V _{CCB} = 4.5 V to 5.5 V | | | 0.8 | V |
| V_{IB} | Input voltage | | | 0 | V_{CCB} | V |
| V_{OB} | Output voltage | | | 0 | V_{CCB} | V |
| I _{OH} | High-level output current | | | | -24 | mA |
| I_{OL} | Low-level output current | | | | 24 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rat | Input transition rise or fall rate | | | 10 | ns/V |
| T _A | Operating free-air temperatu | re | | -40 | 85 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

for V_{CCA} at 2.5 V and 3.3 V

| | | | MIN | MAX | UNIT | |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|-----|-----------|------|--|
| V_{CCA} | Supply voltage | | 2.3 | 3.6 | V | |
| M | Lligh lovel input voltage | V _{CCA} = 2.3 V to 2.7 V | 1.7 | | V | |
| VIН | $V_{CCA} = 3 \text{ V to } 3.6 \text{ V}$ $V_{IL} \text{Low-level input voltage} \qquad \qquad V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CCA} = 3 \text{ V to } 3.6 \text{ V}$ $V_{CCA} = 3 \text{ V to } 3.6 \text{ V}$ $V_{CCA} = 3 \text{ V to } 3.6 \text{ V}$ $V_{CCA} = 3 \text{ V to } 3.6 \text{ V}$ $V_{CCA} = 2.3 \text{ V}$ | 2 | | V | | |
| \/ | Low lovel input veltage | V _{CCA} = 2.3 V to 2.7 V | | 0.7 | V | |
| VIL | Low-level input voltage | V _{CCA} = 3 V to 3.6 V | | 8.0 | V | |
| V_{IA} | Input voltage | | 0 | V_{CCA} | V | |
| V_{OA} | Output voltage | | 0 | V_{CCA} | V | |
| | Lligh lovel cutout current | V _{CCA} = 2.3 V | | -18 | A | |
| I _{OH} | High-level output current | V _{CCA} = 3 V | | -24 | mA | |
| | Low lovel output ourrest | V _{CCA} = 2.3 V | | 18 | A | |
| I _{OL} | Low-level output current | V _{CCA} = 3 V | | 24 | mA | |
| Δt/Δν | Input transition rise or fall rate | | | 10 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range for V_{CCA} = 2.7 V to 3.6 V and V_{CCB} = 4.5 V to 5.5 V (unless otherwise noted)

| P | ARAMETER | TEST CONDITIONS | V _{CCA} | V _{CCB} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------------------|----------------|-----------------------------------------------------------------------------------------------------------------------|------------------|------------------|-----------------------|--------------------|------|------|
| | | $I_{OH} = -100 \mu A$ | 2.7 V to 3.6 V | | V _{CC} - 0.2 | | | |
| | B to A | 1 - 12 mA | 2.7 V | | 2.2 | | | |
| | BIOA | $I_{OH} = -12 \text{ mA}$ | 3 V | | 2.4 | | | |
| V | | $I_{OH} = -24 \text{ mA}$ | 3 V | | 2 | | | V |
| V _{OH} | | I _{OH} = -100 μA | | 4.5 V | 4.3 | | | V |
| | A to B | I _{OH} = -100 μA | | 5.5 V | 5.3 | | | |
| | AIOB | 1 24 mA | | 4.5 V | 3.7 | | | |
| | | $I_{OH} = -24 \text{ mA}$ | | 5.5 V | 4.7 | | | |
| | B to A | I _{OL} = 100 μA | 2.7 V to 3.6 V | | | | 0.2 | |
| | | I _{OL} = 12 mA | 2.7 V | | | | 0.4 | |
| V_{OL} | | I _{OL} = 24 mA | 3 V | | | | 0.55 | V |
| | A to D | I _{OL} = 100 μA | | 4.5 V to 5.5 V | | | 0.2 | |
| | A to B | I _{OL} = 24 mA | | 4.5 V to 5.5 V | | | 0.55 | |
| I | Control inputs | $V_I = V_{CCA}/V_{CCB}$ or GND | 3.6 V | 5.5 V | | | ±5 | μΑ |
| I _{OZ} ⁽²⁾ | A or B port | $V_O = V_{CCA}/V_{CCB}$ or GND | 3.6 V | 5.5 V | | | ±10 | μΑ |
| I _{CC} | | $V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$ | 3.6 V | 5.5 V | | | 40 | μΑ |
| Δl _{CC} ⁽³ | 3) | One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND | 3 V to 3.6 V | 4.5 V to 5.5 V | | | 750 | μΑ |
| C _i | Control inputs | $V_I = V_{CCA}/V_{CCB}$ or GND | 3.3 V | 5 V | | 6.5 | | pF |
| C _{io} | A or B port | $V_O = V_{CCA}/V_{CCB}$ or GND | 3.3 V | 3.3 V | | 8.5 | | pF |

- Typical values are measured at $V_{CCA} = 3.3 \text{ V}$ and $V_{CCB} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated V_{CC} .

Electrical Characteristics

over recommended operating free-air temperature range for $V_{CCA} = 2.3 \text{ V}$ to 2.7 V and $V_{CCB} = 3 \text{ V}$ to 3.6 V (unless otherwise noted)

| P | ARAMETER | TEST CONDITIONS | V _{CCA} | V _{CCB} | MIN | MAX | UNIT |
|-----------------------|----------------|-----------------------------------------------------------------------------------------------------------------------|------------------|------------------|------------------------|------|------|
| | | $I_{OH} = -100 \mu A$ | 2.3 V to 2.7 V | 3 V to 3.6 V | V _{CCA} - 0.2 | | |
| | B to A | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 3 V to 3.6 V | 1.7 | | |
| V_{OH} | | $I_{OH} = -12 \text{ mA}$ | 2.7 V | 3 V to 3.6 V | 1.8 | | V |
| | A to B | $I_{OH} = -100 \mu\text{A}$ | 2.3 V to 2.7 V | 3 V to 3.6 V | V _{CCB} - 0.2 | | |
| | | $I_{OH} = -18 \text{ mA}$ | 2.3 V to 2.7 V | 3 V | 2.2 | | |
| | B to A | $I_{OL} = 100 \mu A$ | 2.3 V to 2.7 V | 3 V to 3.6 V | | 0.2 | |
| V _{OL} | | I _{OL} = 12 mA | 2.3 V | 3 V to 3.6 V | | 0.6 | V |
| VOL | A to B | $I_{OL} = 100 \mu A$ | 2.3 V to 2.7 V | 3 V to 3.6 V | | 0.2 | |
| | Alob | I _{OL} = 18 mA | 2.3 V | 3 V | | 0.55 | |
| I_{\parallel} | Control inputs | $V_I = V_{CCA}/V_{CCB}$ or GND | 2.3 V to 2.7 V | 3 V to 3.6 V | | ±5 | μΑ |
| $I_{OZ}^{(1)}$ | A or B port | $V_O = V_{CCA}/V_{CCB}$ or GND | 2.3 V to 2.7 V | 3 V to 3.6 V | | ±10 | μΑ |
| I_{CC} | | $V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$ | 2.3 V to 2.7 V | 3 V to 3.6 V | | 20 | μΑ |
| $\Delta I_{CC}^{(2)}$ | 2) | One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND | 2.3 V to 2.7 V | 3 V to 3.6 V | | 750 | μΑ |

For I/O ports, the parameter I_{OZ} includes the input leakage current.

This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated V_{CC} .



SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

| | | | V _{CCB} = 3.3 V ± 0.3 V | V _{CCB} = 5 \ | / ± 0.5 V | |
|------------------|-----------------|---|-------------------------------------|--------------------------|-------------------------------------|------|
| PARAMETER | FROM (INPUT) | _ | V _{CCA} = 2.5 V ± 0.2 V | V _{CCA} = 2.7 V | V _{CCA} = 3.3 V ± 0.3 V | UNIT |
| | | | MIN MAX | MIN MAX | MIN MAX | |
| + | Α | В | 7.6 | 5.9 | 1 5.8 | |
| t _{pd} | В | Α | 7.6 | 6.7 | 1.2 5.8 | ns |
| t _{en} | ŌĒ | В | 11.5 | 9.3 | 1 8.9 | ns |
| t _{dis} | ŌĒ | В | 10.5 | 9.2 | 2.1 9.5 | ns |
| t _{en} | ŌĒ | A | 12.3 | 10.2 | 2 9.1 | ns |
| t _{dis} | ŌĒ | A | 9.3 | 9 | 2.9 8.6 | ns |

Operating Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER | | | TEST CONDITIONS | V _{CCB} = 3.3 V V _{CCA} = 2.5 V TYP | V _{CCB} = 5 V V _{CCA} = 3.3 V TYP | UNIT |
|-----------------|-------------------------------|----------------------|--------------------------------------------|-------------------------------------------------------------|-----------------------------------------------------------|------|
| | Power dissipation capacitance | Outputs enabled (B) | C - 50 pF f - 10 MHz | 55 | 56 | n E |
| C | | Outputs disabled (B) | $C_L = 50 \text{ pF}, f = 10 \text{ MHz}$ | 27 | 6 | |
| C _{pd} | | Outputs enabled (A) | $C_L = 50 \text{ pF}, f = 10 \text{ MHz}$ | 118 | 56 | pF |
| | | Outputs disabled (A) | C _L = 50 pr, T = 10 MHZ | 58 | 6 | |



SCAS416P-MARCH 1994-REVISED NOVEMBER 2005


POWER-UP CONSIDERATIONS(1)

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems:


- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie \overline{OE} to V_{CCA} with a pullup resistor so that it ramps with V_{CCA} .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA} . Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



PARAMETER MEASUREMENT INFORMATION V_{CCA} = 2.5 V \pm 0.2 V to V_{CCB} = 3.3 V \pm 0.3 V



| TEST | S1 |
|-------------------------------------------------------|--------------------------------|
| t _{pd} t _{PLZ} /t _{PZL} | Open V _{CCB} = 6 V |
| t _{PHZ} /t _{PZH} | GND |




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

PARAMETER MEASUREMENT INFORMATION V_{CCB} = 3.3 V \pm 0.3 V to V_{CCA} = 2.5 V \pm 0.2 V



| TEST | S1 |
|------------------------------------|--------------------|
| t _{pd} | Open |
| t _{PLZ} /t _{PZL} | $2 \times V_{CCA}$ |
| t _{PHZ} /t _{PZH} | GND |




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, $Z_0 = 50 \,\Omega$, $t_r \le 2 \,$ ns, $t_f \le 2 \,$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CCA} = 3.3 V \pm 0.3 V to V_{CCB} = 5 V \pm 0.5 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms

SCAS416P-MARCH 1994-REVISED NOVEMBER 2005

PARAMETER MEASUREMENT INFORMATION V_{CCB} = 5 V \pm 0.5 V to V_{CCA} = 2.7 V and 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_{r} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 4. Load Circuit and Voltage Waveforms

3-Dec-2012

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Samples (Requires Login) |
|--------------------|----------|----------------------------|--------------------|------|-------------|----------------------------|------------------|--------------------|-----------------------------|
| 74ALVC164245DGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245DGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245DGGTE4 | ACTIVE | TSSOP | DGG | 48 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245DGGTG4 | ACTIVE | TSSOP | DGG | 48 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245DLG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245DLRG4 | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| 74ALVC164245GRDR | OBSOLETE | BGA MICROSTAR JUNIOR | GRD | 54 | | TBD | Call TI | Call TI | |
| 74ALVC164245ZQLR | ACTIVE | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | |
| 74ALVC164245ZRDR | ACTIVE | BGA MICROSTAR JUNIOR | ZRD | 54 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | |
| SN74ALVC164245DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74ALVC164245DGGT | ACTIVE | TSSOP | DGG | 48 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74ALVC164245DL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74ALVC164245DLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | |
| SN74ALVC164245KR | OBSOLETE | BGA MICROSTAR JUNIOR | GQL | 56 | | TBD | Call TI | Call TI | |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





www.ti.com 3-Dec-2012

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74ALVC164245:

Enhanced Product: SN74ALVC164245-EP

NOTE: Qualified Version Definitions:


Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Oct-2012

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|----------------------------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74ALVC164245ZQLR | BGA MI CROSTA R JUNI OR | ZQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.5 | 8.0 | 16.0 | Q1 |
| 74ALVC164245ZRDR | BGA MI CROSTA R JUNI OR | ZRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |
| SN74ALVC164245DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 15.8 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVC164245DGGT | TSSOP | DGG | 48 | 250 | 330.0 | 24.4 | 8.6 | 15.8 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ALVC164245DLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

www.ti.com 25-Oct-2012




*All dimensions are nominal

| All difficusions are nominal | | | | | | | |
|------------------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| 74ALVC164245ZQLR | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | 333.2 | 345.9 | 28.6 |
| 74ALVC164245ZRDR | BGA MICROSTAR JUNIOR | ZRD | 54 | 1000 | 333.2 | 345.9 | 28.6 |
| SN74ALVC164245DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74ALVC164245DGGT | TSSOP | DGG | 48 | 250 | 367.0 | 367.0 | 45.0 |
| SN74ALVC164245DLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead—free. Refer to the 54 GRD package (drawing 4204759) for tin—lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.