# Si860x



# BIDIRECTIONAL I<sup>2</sup>C ISOLATORS WITH UNIDIRECTIONAL **DIGITAL CHANNELS**

#### Features

- Independent, bidirectional SDA and 
   High electromagnetic immunity SCL isolation channels
  - Open drain outputs with 35 mA sink current
  - Supports I<sup>2</sup>C clocks up to 1.7 MHz
- Unidirectional isolation channels support additional system signals (Si8605, Si8606)
- Up to 5000 V<sub>RMS</sub> isolation
- UL, CSA, VDE, CQC recognition
- 60-year life at rated working voltage

#### Applications

- Isolated I<sup>2</sup>C, PMBus, SMBus
- Power over Ethernet
- Motor Control Systems

- Wide operating supply voltage 3.0 to 5.5 V
- Wide temperature range
  - -40 to +125 °C
- Transient immunity 50 kV/µs
- AEC-Q100 qualification
- RoHS-compliant packages
  - SOIC-8 narrow body
  - SOIC-16 wide body
  - SOIC-16 narrow body
- Hot-swap applications
- Intelligent Power systems
- Isolated SMPS systems with PMBus interfaces

#### Description

The Si860x series of isolators are single-package galvanic isolation solutions for I<sup>2</sup>C and SMBus serial port applications. These products are based on Silicon Labs proprietary RF isolation technology and offer shorter propagation delays, lower power consumption, smaller installed size, and more stable operation with temperature and age versus opto couplers or other digital isolators.

All devices in this family include hot-swap, bidirectional SDA and/or SCL isolation channels with open-drain, 35 mA sink capability that operate to a maximum frequency of 1.7 MHz. The 8-pin version (Si8600) supports bidirectional SDA and SCL isolation; the Si8602 supports bidirectional SDA and unidirectional SCL isolation, and the 16-pin versions (Si8605, Si8606) feature two unidirectional isolation channels to support additional system signals, such as interrupts or resets. All versions contain protection circuits to guard against data errors when an unpowered device is inserted into a powered system.

Small size, low installed cost, low power consumption, and short propagation delays make the Si860x family the optimum solution for isolating I<sup>2</sup>C and SMBus serial ports.

### Safety Regulatory Approval

- UL 1577 recognized
- Up to 5000 V<sub>RMS</sub> for 1 minute CSA component notice 5A approval
  - IEC 60950-1, 61010-1, 60601-1
     CQC certification approval (reinforced insulation)
- VDE certification conformity
  - IEC 60747-5-2 (VDE0884 Part 2)
  - EN60950-1 (reinforced insulation)
  - - GB4943.1





# TABLE OF CONTENTS

# Section

# <u>Page</u>

1. Electrical Specifications	
1.1. Test Circuits	
2. Functional Description	
2.1. Theory of Operation	
3. Typical Application Overview	
3.1. I <sup>2</sup> C Background	16
3.2. I <sup>2</sup> C Isolator Operation	16
3.3. I <sup>2</sup> C Isolator Design Constraints	
3.4. I <sup>2</sup> C Isolator Design Considerations	
3.5. Typical Application Schematics	
4. Device Operation	
4.1. Device Startup	
4.2. Undervoltage Lockout	
4.3. Input and Output Characteristics for Non-I2C Digital Channels	
4.4. Layout Recommendations	
4.5. Typical Performance Characteristics	
5. Pin Descriptions	
6. Ordering Guide	
7. Package Outline: 16-Pin Wide Body SOIC	
8. Land Pattern: 16-Pin Wide-Body SOIC	
9. Package Outline: 8-Pin Narrow Body SOIC	31
10. Land Pattern: 8-Pin Narrow Body SOIC	
11. Package Outline: 16-Pin Narrow Body SOIC	
12. Land Pattern: 16-Pin Narrow Body SOIC	
13. Top Markings	
13.1. Si860x Top Marking (16-Pin Wide Body SOIC)	
13.2. Top Marking Explanation (16-Pin Wide Body SOIC)	
13.3. Si860x Top Marking (8-Pin Narrow Body SOIC)	
13.4. Top Marking Explanation (8-Pin Narrow Body SOIC)	
13.5. Si860x Top Marking (16-Pin Narrow Body SOIC)	
13.6. Top Marking Explanation (16-Pin Narrow Body SOIC)	38
Document Change List	39
Contact Information	40



# 1. Electrical Specifications

### **Table 1. Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Operating Temperature*	T <sub>A</sub>	-40	25	125*	°C
Supply Voltage	AVDD	3.0	—	5.5	V
Supply Voltage	BVDD	3.0	—	5.5	V
*Note: The maximum ambient temperature is depend and supply voltage.	lent on data free	quency, output l	oading, number	r of operating cl	nannels,

#### Table 2. Si860x Power Characteristics\*

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C (See Figures 2 and 10 for test diagrams.)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Si8600 Supply Current						
AVDD Current BVDD Current	ldda Iddb	All channels = 0 dc	_	5.4 4.3	7.6 6.5	mA mA
AVDD Current BVDD Current	ldda Iddb	All channels = 1 dc	_	2.6 1.9	3.9 2.9	mA mA
AVDD Current BVDD Current	ldda Iddb	All channels = 1.7 MHz	_	3.3 2.6	5.0 3.9	mA mA
Si8602 Supply Current		1				
AVDD Current BVDD Current	ldda Iddb	All channels = 0 dc	_	1.8 1.8	2.7 2.7	mA mA
AVDD Current BVDD Current	ldda Iddb	All channels = 1 dc	_	4.7 3.1	7.1 4.7	mA mA
AVDD Current BVDD Current	ldda Iddb	All channels = 1.7 MHz		2.5 2.1	3.8 3.2	mA mA
Si8605 Supply Current		1				
AVDD Current BVDD Current	ldda Iddb	All non-I <sup>2</sup> C channels = 0 All I <sup>2</sup> C channels = 1	_	3.4 2.7	5.1 4.1	mA mA
AVDD Current BVDD Current	ldda Iddb	All non-I <sup>2</sup> C channels = 1 All I <sup>2</sup> C channels = 0	_	7.2 6.2	10.1 8.7	mA mA
AVDD Current BVDD Current	ldda Iddb	All non-I <sup>2</sup> C channels = 5 MHz All I <sup>2</sup> C channels = 1.7 MHz	_	4.2 3.6	6.3 5.4	mA mA
*Note: All voltages are relative	to respective grou	nd.	1	1	1	1



#### Table 2. Si860x Power Characteristics\* (Continued)

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C (See Figures 2 and 10 for test diagrams.)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8606 Supply Current						I
AVDD Current	ldda	All non- $I^2C$ channels = 0	_	2.8	4.2	mA
BVDD Current	Iddb	All $I^2C$ channels = 1		3.0	4.5	mA
AVDD Current	ldda	All non-I <sup>2</sup> C channels = 1	_	8.3	11.6	mA
BVDD Current	Iddb	All I <sup>2</sup> C channels = 0		5.5	7.7	mA
AVDD Current	ldda	All non-I <sup>2</sup> C channels = 5 MHz	_	4.1	6.2	mA
BVDD Current	Iddb	All I <sup>2</sup> C channels = 1.7 MHz		3.5	5.3	mA
*Note: All voltages are relativ	e to respective grou	ind.				

## Table 3. Si8600/02/05/06 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup>

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Logic Levels Side A Logic Input Threshold <sup>2</sup> Logic Low Output Voltages	I <sup>2</sup> CV <sub>T</sub> (Side A) I <sup>2</sup> CV <sub>OL</sub> (Side A)	ISDAA, ISCLA (>0.5 mA, <3.0 mA)	410 540		540 800	mV mV mV
Input/Output Logic Low Level Difference <sup>3</sup>	$I^2C\Delta V$ (Side A)		50	—	—	mV
Logic Levels Side B Logic Low Input Voltage Logic High Input Voltage Logic Low Output Voltage	$I^{2}CV_{IL}$ (Side B) $I^{2}CV_{IH}$ (Side B) $I^{2}CV_{OL}$ (Side B)	ISCLB = 35 mA	 2.0 		0.8 — 500	V V mV
SCL and SDA Logic High Leakage	Isdaa, Isdab Iscla, Isclb	SDAA, SCLA = VSSA SDAB, SCLB = VSSB		2.0	10	μA
Pin Capacitance SDAA, SCLA, SDAB, SDBB	CA CB			10 10	_	pF pF

#### Notes:

1. All voltages are relative to respective ground.

**2.**  $V_{IL} < 0.410 \text{ V}, V_{IH} > 0.540 \text{ V}.$ **3.**  $I^2C\Delta V$  (Side A) =  $I^2CV_{OL}$  (Side A) –  $I^2CV_T$  (Side A). To ensure no latch-up on a given bus,  $I^2C\Delta V$  (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.

4. Side A measured at 0.6 V.



# Table 3. Si8600/02/05/06 Electrical Characteristics for Bidirectional I<sup>2</sup>C Channels<sup>1</sup> (Continued)

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C unless otherwise noted.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Timing Specifications (Measured at 1.40 V Unless Otherwise Specified)									
Maximum I <sup>2</sup> C Bus Frequency	Fmax		_		1.7	MHz			
Propagation Delay									
5 V Operation									
Side A to Side B Rising <sup>4</sup>	Tphab	No bus capacitance,	—	38	45	ns			
Side A to Side B Falling <sup>4</sup>	Tplab	R1 = 1400,	—	15	26	ns			
Side B to Side A Rising	Tphba	R2 = 499,	—	33	46	ns			
Side B to Side A Falling	Tplba	See Figure 2	_	11	22	ns			
3.3 V Operation									
Side A to Side B Rising <sup>4</sup>	Tphab		_	44	55	ns			
Side A to Side B Falling <sup>4</sup>	Tplab	R1 = 806	_	17	29	ns			
Side B to Side A Rising	Tphba	R2 = 499	_	30	40	ns			
Side B to Side A Falling	Tplba		—	14	27	ns			
Pulse Width Distortion		No bus capacitance,							
5 V		R1 = 1400,							
Side A Low to Side B Low <sup>4</sup>	PWDAB	R2 = 499,	_	22	32	ns			
Side B Low to Side A Low	PWDBA	See Figure 2	_	21	32	ns			
3.3 V									
Side A Low to Side B Low <sup>4</sup>	PWDAB	R1 = 806,	_	27	35	ns			
Side B Low to Side A Low	PWDBA	R2 = 499	—	15	25	ns			

Notes:

1. All voltages are relative to respective ground.

V<sub>IL</sub> < 0.410 V, V<sub>IH</sub> > 0.540 V.
 I<sup>2</sup>C∆V (Side A) = I<sup>2</sup>CV<sub>OL</sub> (Side A) – I<sup>2</sup>CV<sub>T</sub> (Side A). To ensure no latch-up on a given bus, I<sup>2</sup>C∆V (Side A) is the minimum difference between the output logic low level of the driving device and the input logic threshold.

4. Side A measured at 0.6 V.



# Table 4. Electrical Characteristics for Unidirectional Non-l<sup>2</sup>C Digital Channels (Si8602/05/06)3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0	_	—	V
Low Level Input Voltage	V <sub>IL</sub>		_	—	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh =4 mA	AVDD, BVDD -0.4	4.8	_	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	١L		_	_	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>			50	—	Ω
Timing Characteristics						•
Maximum Data Rate			0	—	10	Mbps
Minimum Pulse Width			_	—	40	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	_	—	20	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 1		—	12	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	—	20	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	_	10	ns
Output Rise Time	t <sub>r</sub>	C <sub>3</sub> = 15 pF See Figure 1 and Figure 2		2.5	4.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>3</sub> = 15 pF See Figure 1 and Figure 2	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>			350		ps
Notes:						

Notes:

The nominal output impedance of a non-I<sup>2</sup>C isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



# Table 5. Electrical Characteristics for All I<sup>2</sup>C and Non-I<sup>2</sup>C Channels

	-							
Parameter	Symbol	Test Condition		Тур	Max	Unit		
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V		
VDD Undervoltage Threshold	VDDUV-	V <sub>DD1</sub> , V <sub>DD2</sub> falling	1.88	2.16	2.325	V		
VDD Undervoltage Hysteresis	VDD <sub>HYS</sub>		50	70	95	mV		
Common Mode Transient Immunity	CMTI	$V_{I} = V_{DD} \text{ or } 0 \text{ V}$ $V_{CM} = 1500 \text{ V} \text{ (see Figure 3)}$	35	50	_	kV/µs		
Shut Down Time from UVLO	t <sub>SD</sub>		_	3.0	—	μs		
Start-up Time <sup>*</sup>	t <sub>START</sub>		_	15	40	μs		
Note: Start-up time is the time period from the application of power to valid data at the output.								

3.0 V < VDD < 5.5 V. TA = -40 to +125 °C. Typical specs at 25 °C



Figure 1. Propagation Delay Timing (Non-I<sup>2</sup>C Channels)



### 1.1. Test Circuits

Figure 2 depicts the timing test diagram; Figure 3 depicts the CMTI test diagram.



Figure 3. Common Mode Transient Immunity Test Circuit



### Table 6. Regulatory Information\*

CSA

The Si860x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage. 60950-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

60601-1: Up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 380 V<sub>RMS</sub> basic insulation working voltage. **VDE** 

VDE

The Si860x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 1200  $V_{\text{peak}}$  for basic insulation working voltage.

60950-1: Up to 600  $V_{\text{RMS}}$  reinforced insulation working voltage; up to 1000  $V_{\text{RMS}}$  basic insulation working voltage.

UL

The Si860x is certified under UL1577 component recognition program. For more details, see File E257455. Rated up to 5000  $V_{RMS}$  isolation voltage for basic protection.

CQC

The Si860x is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.

Rated up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

\*Note: Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 3.75 kV<sub>RMS</sub> rated devices which are production tested to 4.5 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 5.0 kV<sub>RMS</sub> rated devices which are production tested to 6.0 kV<sub>RMS</sub> for 1 sec. For more information, see "6.0rdering Guide" on page 27.



Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	WB SOIC-16	Unit
Nominal Air Gap (Clearance) <sup>1</sup>	L(101)		4.9	4.9	8.0	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(102)		4.01	4.01	8.0	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.014	0.014	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.040	0.019	0.019	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	1.0	2.0	2.0	pF
Input Capacitance <sup>3</sup>	C	Non-I <sup>2</sup> C Channel	4.0	4.0	4.0	pF
	Cl	I <sup>2</sup> C Channel	10	10	10	pF

#### Table 7. Insulation and Safety-Related Specifications

#### Notes:

 VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-8 and SOIC-16 packages and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 and SOIC-16 packages and 7.6 mm minimum for the WB SOIC-16 package.

To determine resistance and capacitance, the Si860x, SO-16, is converted into a 2-terminal device. Pins 1–8 (1–4, SO-8) are shorted together to form the first terminal and pins 9–16 (5–8, SO-8) are shorted together to form the second terminal. The parameters are then measured between these two terminals.

**3.** Measured from input pin to ground.

#### Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

		Specification			
Parameter	Test Conditions	NB SOIC-8 SOIC-16	WB SOIC-16		
Basic Isolation Group	Material Group	I	I		
	Rated Mains Voltages $\leq$ 150 V <sub>RMS</sub>	I-IV	I-IV		
Installation Classification	Rated Mains Voltages $\leq$ 300 V <sub>RMS</sub>	1-111	I-IV		
	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	I-II	1-111		
	Rated Mains Voltages $\leq$ 600 V <sub>RMS</sub>	I-II	1-111		



Table 9. IEC 60747-5-2 Insulation	Characteristics for Si86xxxx*
-----------------------------------	-------------------------------

			Charao		
Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-8 SOIC-16	Unit
Maximum Working Insulation Voltage	V <sub>IORM</sub>		1200	630	Vpeak
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	2250	1182	Vpeak
Transient Overvoltage	V <sub>IOTM</sub>	t = 60 sec	6000	6000	Vpeak
Pollution Degree (DIN VDE 0110, Table 1)			2	2	
Insulation Resistance at $T_S$ , V <sub>IO</sub> = 500 V	R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
*Note: Maintenance of the safety of 40/125/21.	lata is ensur	ed by protective circuits. The Si86xxxx	c provides a clir	nate classificatio	on of

## Table 10. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition	NB SOIC-8	NB SOIC-16	WB SOIC-16	Unit
Case Temperature	Τ <sub>S</sub>		150	150	150	°C
Safety Input Current	I <sub>S</sub>	$\theta_{JA} = 100 \text{ °C/W} (WB \text{ SOIC-16}),$ 105 °C/W (NB SOIC-16), 140 °C/W (NB SOIC-8) AVDD, BVDD = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	160	210	220	mA
Device Power Dissipation <sup>2</sup>	PD		220	275	275	mW

Notes:

Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figures 4, 5, and 6.
 The Si86xx is tested with AVDD, BVDD = 5.5 V; T<sub>J</sub> = 150 °C; C<sub>1</sub>, C<sub>2</sub> = 0.1 μF; C<sub>3</sub> = 15 pF; R1, R2 = 3kΩ; input 1 MHz 50% duty cycle square wave.



Table 11. Thermal Characteristics

Parameter	Symbol	NB SOIC- 8	NB SOIC- 16	WB SOIC- 16	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	140	105	100	°C/W



Figure 4. NB SOIC-8 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



Figure 5. NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2





Figure 6. WB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

Symbol	Min	Max	Unit
T <sub>STG</sub>	-65	150	°C
T <sub>A</sub>	-40	125	°C
TJ		150	°C
V <sub>DD</sub>	-0.5	7.0	V
VI	-0.5	V <sub>DD</sub> + 0.5	V
V <sub>O</sub>	-0.5	V <sub>DD</sub> + 0.5	V
۱ <sub>0</sub>	_	±10	mA
۱ <sub>0</sub>	_	±15	mA
۱ <sub>0</sub>	_	±75	mA
		260	°C
	_	4500	V <sub>RMS</sub>
	-	6500	V <sub>RMS</sub>
	$ \begin{array}{c c} \hline T_{STG} \\ \hline T_A \\ \hline T_J \\ \hline V_{DD} \\ \hline V_1 \\ \hline V_0 \\ \hline I_0 \\ \hline I_0 \\ \hline \end{array} $	$\begin{array}{c c} & T_{STG} & -65 \\ \hline T_A & -40 \\ \hline T_J & - \\ \hline V_{DD} & -0.5 \\ \hline V_I & -0.5 \\ \hline V_0 & -0.5 \\ \hline I_0 & - \\ \hline I_0 & - \\ \hline \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.



# 2. Functional Description

### 2.1. Theory of Operation

The operation of an Si86xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single unidirectional Si86xx channel is shown in Figure 7.



#### Figure 7. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 8 for more details.



Figure 8. Modulation Scheme



# 3. Typical Application Overview

# 3.1. I<sup>2</sup>C Background

In many applications, I<sup>2</sup>C, SMBus, and PMBus interfaces require galvanic isolation for safety or ground loop elimination. For example, Power over Ethernet (PoE) applications typically use an I<sup>2</sup>C interface for communication between the PoE power sourcing device (PSE), and the earth ground referenced system controller. Galvanic isolation is required both by standard and also as a practical matter to prevent ground loops in Ethernet connected equipment.

The physical interface consists of two wires: serial data (SDA) and serial clock (SCL). These wires are connected to open collector drivers that serve as both inputs and outputs. At first glance, it appears that SDA and SCL can be isolated simply by placing two unidirectional isolators in parallel, and in opposite directions. However, this technique creates feedback that latches the bus line low when a logic low asserted by either master or slave. This problem can be remedied by adding anti-latch circuits, but results in a larger and more expensive solution. The Si860x products offer a single-chip, anti-latch solution to the problem of isolating I<sup>2</sup>C/SMBus applications and require no external components except the I<sup>2</sup>C/SMBus pull-up resistors. In addition, they provide isolation to a maximum of 5.0 kV<sub>RMS</sub>, support I<sup>2</sup>C clock stretching, and operate to a maximum I<sup>2</sup>C bus speed of 1.7 Mbps.

### 3.2. I<sup>2</sup>C Isolator Operation

Without anti-latch protection, bidirectional I<sup>2</sup>C isolators latch when an isolator output logic low propagates back through an adjacent isolator channel creating a stable latched low condition on both sides. Anti-latch protection is typically added to one side of the isolator to avoid this condition (the "A" side for the Si8600/02/05/06).

The following examples illustrate typical circuit configurations using the Si8600/02/05/06.



Figure 9. Isolated Bus Overview (I<sup>2</sup>C Channels Only)

The "A side" output low (V<sub>OL</sub>) and input low (V<sub>IL</sub>) levels are designed such that the isolator V<sub>OL</sub> is greater than the isolator V<sub>IL</sub> to prevent the latch condition.



# 3.3. I<sup>2</sup>C Isolator Design Constraints

Table 13 lists the I<sup>2</sup>C isolator design constraints.

#### Table 13. Design Constraints

Design Constraint	Data Sheet Values	Effect of Bus Pull-up Strength and Temperature
To prevent the latch condition, the isolator output low level must be greater than the isolator input low level.	Isolator V <sub>OL</sub> 0.7 V typical Isolator V <sub>IL</sub> 0.5 V typical Input/Output Logic Low Level Difference ΔVSDA1, ΔVSCL1 = 50 mV minimum	This is normally guaranteed by the isolator data sheet. However, if the pull up strength is too weak, the output low voltage will fall and can get too close to the input low logic level. These track over temperature.
The bus output low must be less than the isolator input low logic level.	Bus V <sub>OL</sub> = 0.4 V maximum Isolator V <sub>IL</sub> = 0.41 V minimum	If the pull up strength is too large, the devices on the bus might not pull the voltage below the input low range. These have opposite tem- perature coefficients. Worst case is hot temperature.
The isolator output low must be less than the bus input low.	Bus V <sub>IL</sub> 0.3 x V <sub>DD</sub> = 1.0 V minimum for V <sub>DD</sub> = 3.3 V Isolator V <sub>OL</sub> = 0.8 V maximum	If the pull up strength is too large, the isolator might not pull below the bus input low voltage. Si8600/02/05/06 Vol: -1.8 mV/C CMOS buffer: -0.6 mV/C This provides some temperature tracking, but worst case is cold tem- perature.

# 3.4. I<sup>2</sup>C Isolator Design Considerations

The first step in applying an  $I^2C$  isolator is to choose which side of the bus will be connected to the isolator A side. Ideally, it should be the side which:

- 1. Is compatible with the range of bus pull up specified by the manufacturer. For example, the Si8600/02/05/06 isolators are normally used with a pull up of 0.5 mA to 3 mA.
- 2. Has the highest input low level for devices on the bus. Some devices may specify an input low of 0.9 V and other devices might require an input low of 0.3 x Vdd. Assuming a 3.3 V minimum power supply, the side with an input low of 0.3 x Vdd is the better side because this side has an input low level of 1.0 V.
- 3. Have devices on the bus that can pull down below the isolator input low level. For example, the Si860x input level is 0.41 V. As most CMOS devices can pull to within 0.4 V of GND this is generally not an issue.
- 4. Has the lowest noise. Due to the special logic levels, noise margins can be as low as 50 mV.



### 3.5. Typical Application Schematics

Figures 10 through 15 illustrate typical circuit configurations using the Si8600, Si8602, Si8605, and Si8606.



Figure 10. Typical Si8600 Application Diagram



Figure 11. Typical Si8602 Application Diagram









Figure 15. Typical Si8606 Application Diagram



19

# 4. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 16, where UVLO+ and UVLOare the positive-going and negative-going thresholds respectively. Refer to Table 14 to determine outputs when power supply (VDD) is not present.

### 4.1. Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs.

### 4.2. Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when AVDD falls below AVDD<sub>UVLO</sub> and exits UVLO when AVDD rises above AVDD<sub>UVLO+</sub>. Side B operates the same as Side A with respect to its BVDD supply.



Figure 16. Device Behavior during Normal Operation



# 4.3. Input and Output Characteristics for Non-I<sup>2</sup>C Digital Channels

The unidirectional Si86xx inputs and outputs are standard CMOS drivers/receivers. The nominal output impedance of an isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. Table 14 details powered and unpowered operation of the Si86xx's non-l<sup>2</sup>C digital channels.

V <sub>I</sub> Input <sup>1,4</sup>	VDDI State <sup>1,2,3</sup>	VDDO State <sup>1,2,3</sup>	V <sub>O</sub> Output <sup>1,4</sup>	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	
X <sup>5</sup>	UP	Р		Upon transition of VDDI from unpowered to powered, $V_O$ returns to the same state as $V_I$ in less than 1 $\mu s.$
X <sup>5</sup>	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_O$ returns to the same state as $V_I$ within 1 $\mu$ s.

### Table 14. Si86xx Operation Table

Notes:

1. VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals.

- 2. Powered (P) state is defined as 3.0 V < VDD < 5.5 V.
- 3. Unpowered (UP) state is defined as VDD = 0 V.
- **4.** X = not applicable; H = Logic High; L = Logic Low.

5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.

6. For I<sup>2</sup>C channels, the outputs for a given side go to Hi-Z when power is lost on the opposite side.



### 4.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V<sub>AC</sub>) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V<sub>AC</sub>) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 10 and Table 7 on page 11 detail the working voltage and creepage/clearance capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

#### 4.4.1. Supply Bypass

The Si860x family requires a 0.1  $\mu$ F bypass capacitor between AVDD and AGND and BVDD and BGND. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy.

#### 4.4.2. Output Pin Termination

The nominal output impedance of an non-I<sup>2</sup>C isolator channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.



### 4.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 2, 3, 4, and 5 for actual specification limits.



Figure 17. I<sup>2</sup>C Side A Pulling Down (1100 Ω Pull-Up)



Figure 18. I<sup>2</sup>C Side B Pulling Down



Figure 19. I<sup>2</sup>C Side B Pulling Up, Side A Following





Figure 21. Non I<sup>2</sup>C Channel Propagation Delay vs. Temperature



# 5. Pin Descriptions



### Table 15. Si8600/02 in SOIC-8 Package

Pin	Name	Description
1	AVDD	Side A power supply terminal; connect to a source of 3.0 to 5.5 V.
2	ASDA	Side A data (open drain) input or output.
3	ASCL	Side A clock input or output. Open drain I/O for Si8600. Standard CMOS input for Si8602.
4	AGND	Side A ground terminal.
5	BGND	Side B ground terminal.
6	BSCL	Side B clock input or output. Open drain I/O for Si8600. Push-pull output for Si8602.
7	BSDA	Side B data (open drain) input or output.
8	BVDD	Side B power supply terminal; connect to a source of 3.0 to 5.5 V.







Pin	Name	Description
1	AGND	Side A Ground Terminal.
2	NC	No connection.
3	AVDD	Side A power supply terminal. Connect to a source of 3.0 to 5.5 V.
4	NC	No connection.
5	ASDA	Side A data open drain input or output.
6	ASCL	Side A data open drain input or output.
7	AGND	Side A Ground Terminal.
8	NC	No connection.
9	BGND	Side B Ground Terminal.
10	NC	No connection.
11	BSCL	Side B data open drain input or output.
12	BSDA	Side B data open drain input or output.
13	NC	No connection.
14	BVDD	Side B power supply terminal. Connect to a source of 3.0 to 5.5 V.
15	NC	No connection.
16	BGND	Side B Ground Terminal.





 Table 17. Si8605/06 in Narrow and Wide-Body SOIC-16 Packages

Pin	Name	Description
1	AVDD	Side A power supply terminal. Connect to a source of 3.0 to 5.5 V.
2	NC	No connection.
3	ASDA	Side A data (open drain) input or output.
4	ADIN/ADIN1	Side A standard CMOS digital input (non I <sup>2</sup> C).
5	ADOUT/ADIN2	Side A digital input/output (non I <sup>2</sup> C) Standard CMOS digital input for Si8606. Push-Pull output for Si8605.
6	ASCL	Side A clock input or output. Open drain I/O for Si8605/06.
7	NC	No connection.
8	AGND	Side A Ground Terminal.
9	BGND	Side B Ground Terminal.
10	NC	No connection.
11	BSCL	Side B clock input or output. Open drain I/O for Si8605/06.
12	BDIN/BDOUT2	Side B digital input/output (non I <sup>2</sup> C) Standard CMOS digital input for Si8605. Push-Pull output for Si8606.
13	BDOUT/BDOUT1	Side B digital push-pull output (non I <sup>2</sup> C).
14	BSDA	Side B data open drain input or output.
15	NC	No connection.
16	BVDD	Side B power supply terminal. Connect to a source of 3.0 to 5.5 V.



# 6. Ordering Guide

Ordering Part Number (OPN)	Number of Bidirectional I <sup>2</sup> C Channels	Max I <sup>2</sup> C Bus Speed (MHz)	Number of Unidirectional Non-I <sup>2</sup> C Channels	Max Data Rate of Non-I <sup>2</sup> C Unidirectional Channels (Mbps)	Isolation Ratings (kVrms)	Temp Range (°C)	Package
Si8600AB-B-IS	2	1.7	0	—	2.5	-40 to 125	NB SOIC-8
Si8600AC-B-IS	2	1.7	0	—	3.75	-40 to 125	NB SOIC-8
Si8600AD-B-IS	2	1.7	0	—	5.0	-40 to 125	WB SOIC-16
Si8602AB-B-IS	1	1.7	1	10	2.5	-40 to 125	NB SOIC-8
Si8602AC-B-IS	1	1.7	1	10	3.75	-40 to 125	NB SOIC-8
Si8602AD-B-IS	1	1.7	1	10	5.0	-40 to 125	WB SOIC-16
Si8605AB-B-IS1	2	1.7	1 Forward 1 Reverse	10	2.5	-40 to 125	NB SOIC-16
Si8605AC-B-IS1	2	1.7	1 Forward 1 Reverse	10	3.75	-40 to 125	NB SOIC-16
Si8605AD-B-IS	2	1.7	1 Forward 1 Reverse	10	5.0	-40 to 125	WB SOIC-16
Si8606AC-B-IS1	2	1.7	2 Forward	10	3.75	-40 to 125	NB SOIC-16
Si8606AD-B-IS	2	1.7	2 Forward	10	5.0	-40 to 125	WB SOIC-16

Table 18. Ordering Guide<sup>1,2</sup>

#### Notes:

1. All packages are RoHS-compliant with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.

2. "Si" and "SI" are used interchangeably.



# 7. Package Outline: 16-Pin Wide Body SOIC

Figure 22 illustrates the package details for the Si860x Digital Isolator. Table 19 lists the values for the dimensions shown in the illustration.



Figure 22. 16-Pin Wide Body SOIC



Dimension	Min	Max
А		2.65
A1	0.10	0.30
A2	2.05	
b	0.31	0.51
С	0.20	0.33
D	10.3	30 BSC
E	10.3	30 BSC
E1	7.5	0 BSC
е	1.2	7 BSC
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
aaa	_	0.10
bbb	_	0.33
ccc	_	0.10
ddd	—	0.25
eee	_	0.10
fff	_	0.20

### Table 19. Package Diagram Dimensions

 Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.



# 8. Land Pattern: 16-Pin Wide-Body SOIC

Figure 23 illustrates the recommended land pattern details for the Si860x in a 16-pin wide-body SOIC. Table 20 lists the values for the dimensions shown in the illustration.



### Figure 23. 16-Pin SOIC Land Pattern

### Table 20. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)			
C1	Pad Column Spacing	9.40			
E	Pad Row Pitch	1.27			
X1	Pad Width	0.60			
Y1	Pad Length	1.90			
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ul>					



# 9. Package Outline: 8-Pin Narrow Body SOIC

Figure 24 illustrates the package details for the Si860x in an 8-pin SOIC (SO-8). Table 21 lists the values for the dimensions shown in the illustration.





Symbol	Millimeters	
Symbol	Min	Max
A	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 BSC	
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
x	0°	8°

Table 21. Package Diagram Dimensions



# 10. Land Pattern: 8-Pin Narrow Body SOIC

Figure 25 illustrates the recommended land pattern details for the Si860x in an 8-pin narrow-body SOIC. Table 22 lists the values for the dimensions shown in the illustration.



Figure 25. PCB Land Pattern: 8-Pin Narrow Body SOIC

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card</li> </ul>		

fabrication tolerance of 0.05 mm is assumed.



# 11. Package Outline: 16-Pin Narrow Body SOIC

Figure 26 illustrates the package details for the Si860x in a 16-pin narrow-body SOIC (SO-16). Table 23 lists the values for the dimensions shown in the illustration.



Figure 26. 16-pin Small Outline Integrated Circuit (SOIC) Package



Dimension	Min	Max
A	_	1.75
A1	0.10	0.25
A2	1.25	_
b	0.31	0.51
С	0.17	0.25
D	9.90 BSC	
E	6.00 BSC	
E1	3.90 BSC	
е	1.27 BSC	
L	0.40	1.27
L2	0.25 BSC	
h	0.25	0.50
θ	0°	8°
aaa	0.10	
bbb	0.20	
CCC	0.10	
ddd	0.25	

Table 23. Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 12. Land Pattern: 16-Pin Narrow Body SOIC

Figure 27 illustrates the recommended land pattern details for the Si860x in a 16-pin narrow-body SOIC. Table 24 lists the values for the dimensions shown in the illustration.



### Figure 27. 16-Pin Narrow Body SOIC PCB Land Pattern

#### Table 24. 16-Pin Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
<ol> <li>Notes:         <ol> <li>This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).</li> <li>All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ol> </li> </ol>		



# 13. Top Markings

13.1. Si860x Top Marking (16-Pin Wide Body SOIC)



### 13.2. Top Marking Explanation (16-Pin Wide Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si86 = Isolator product series XY = Channel Configuration 05 = Bidirectional SCL, SDA; 1- forward and 1-reverse unidirectional channel 06 = Bidirectional SCL, SDA; 2- forward unidirectional channels S = Speed Grade A = 1.7 Mbps V = Isolation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by assembly subcontractor. Corresponds to the year and workweek of the mold date.
	RTTTTT = Mfg Code	Manufacturing code from assembly house "R" indicates revision
Line 3 Marking:	Circle = 1.7 mm Diameter (Center-Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan



### 13.3. Si860x Top Marking (8-Pin Narrow Body SOIC)



## 13.4. Top Marking Explanation (8-Pin Narrow Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si86 = Isolator I <sup>2</sup> C Product Series: XY = Channel Configuration 00 = Bidirectional SCL and SDA channels 02 = Bidirectional SDA channel; Unidirectional SCL channel S = Speed Grade A = 1.7 Mbps V = Isolation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV
Line 2 Marking:	YY = Year WW = Work week	Assigned by assembly contractor. Corresponds to the year and work week of the mold date.
	R = Product Rev F = Wafer Fab	First two characters of the manufacturing code from Assembly.
Line 3 Marking:	Circle = 1.1 mm Diameter Left-Justified	"e3" Pb-Free Symbol
	A = Assembly Site I = Internal Code XX = Serial Lot Number	Last four characters of the manufacturing code from assembly.



### 13.5. Si860x Top Marking (16-Pin Narrow Body SOIC)



### 13.6. Top Marking Explanation (16-Pin Narrow Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options	Si86 = Isolator product series XY = Channel Configuration 05 = Bidirectional SCL, SDA; 1- forward and 1-reverse unidirectional channel 06 = Bidirectional SCL, SDA; 2- forward unidirectional channels S = Speed Grade A = 1.7 Mbps V = Isolation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
	RTTTTT = Mfg Code	Manufacturing code from assembly house "R" indicates revision
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.



# DOCUMENT CHANGE LIST

### Revision 0.1 to Revision 0.2

- Si8601 replaced by Si8602 throughout.
- Added chip graphics on page 1.
- Moved Table 12 to page 14.
- Updated Table 3, "Si8600/02/05/06 Electrical Characteristics for Bidirectional I2C Channels<sup>1</sup>," on page 5.
- Updated Table 7, "Insulation and Safety-Related Specifications," on page 11.
- Updated Table 9, "IEC 60747-5-2 Insulation Characteristics for Si86xxxx\*," on page 12.
- Moved "3. Typical Application Overview" to page 16.
- Moved "Typical Performance Characteristics" to page 23.
- Updated "5.Pin Descriptions" on page 24.
- Updated "6.Ordering Guide" on page 27.

### **Revision 0.2 to Revision 0.3**

- Added chip graphics on page 1.
- Moved Tables 1 and 2 to page 4.
- Updated Table 7, "Insulation and Safety-Related Specifications," on page 11.
- Updated Table 9, "IEC 60747-5-2 Insulation Characteristics for Si86xxxx\*," on page 12.
- Moved Table 13 to page 17.
- Moved Table 14 to page 21.
- Updated "5.Pin Descriptions" on page 24.
- Updated "6.Ordering Guide" on page 27.

### **Revision 0.3 to Revision 1.0**

- Reordered spec tables to conform to new convention.
- Removed "pending" throughout document.

### **Revision 1.0 to Revision 1.1**

- Updated Figures 12 and 13.
- Updated Pin 7 AGND connection.
- Updated "6.Ordering Guide" on page 27 to include MSL2A.

### **Revision 1.1 to Revision 1.2**

- Updated Table 12 on page 14.
- Added junction temperature spec.
- Updated "4.4.1.Supply Bypass" on page 22.
- Updated "6.Ordering Guide" on page 27.
  Removed Rev A devices.
- Updated "7.Package Outline: 16-Pin Wide Body SOIC" on page 28.
- Updated Top Marks.
  - Added revision description.

#### **Revision 1.2 to Revision 1.3**

- Added Figure 3, "Common Mode Transient Immunity Test Circuit," on page 9.
- Added references to CQC throughout.
- Added references to 2.5 kV<sub>RMS</sub> devices throughout.
- Removed Fail-safe operating mode throughout.
- Updated "6.Ordering Guide" on page 27.
- Updated "13.1.Si860x Top Marking (16-Pin Wide Body SOIC)" on page 36.

#### **Revision 1.3 to Revision 1.4**

- Updated Table 6 on page 10.
  Added CQC certificate numbers.
- Corrected Device Power Dissipation units in Table 10 on page 12.
- Updated "6.Ordering Guide" on page 27.
  - Removed references to moisture sensitivity levels.
  - Removed Note 2.



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

#### **Patent Notice**

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.