

### Advanced Information


- 4 194 304 words by 1-bit organization
- 0 to 70 °C operating temperature
- Fast Page Mode Operation
- Performance:

|                  |                                     | -50 | -60 |    |
|------------------|-------------------------------------|-----|-----|----|
| $t_{\text{RAC}}$ | $\overline{\text{RAS}}$ access time | 50  | 60  | ns |
| $t_{\text{CAC}}$ | $\overline{\text{CAS}}$ access time | 13  | 15  | ns |
| $t_{\text{AA}}$  | Access time from address            | 25  | 30  | ns |
| $t_{\text{RC}}$  | Read/Write cycle time               | 95  | 110 | ns |
| $t_{\text{PC}}$  | Fast page mode cycle time           | 35  | 40  | ns |

- Single + 5 V ( $\pm 10\%$ ) supply with a built-in  $V_{\text{BB}}$  generator
- Low power dissipation  
max. 660 mW active (-50 version)  
max. 605 mW active (-60 version)
- Standby power dissipation:  
11 mW max. standby (TTL)  
5.5 mW max. standby (CMOS)
- Output unlatched at cycle end allows two-dimensional chip selection
- Read, write, read-modify write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh, hidden refresh and test mode capability
- All inputs and outputs TTL-compatible
- 1024 refresh cycles/16 ms
- Plastic Packages: P-SOJ-26/20-2 with 300 mil width

The HYB 514100BJ is the new generation dynamic RAM organized as 4 194 304 words by 1-bit. The HYB 514100BJ utilizes CMOS silicon gate process as well as advances circuit techniques to provide wide operation margins, both internally and for the system user. Multiplexed address inputs permit the HYB 514100BJ to be packed in a standard plastic P-SOJ-26/20 package. This package size provides high system bit densities and is compatible with commonly used automatic testing and insertion equipment. System oriented features include single + 5 V ( $\pm 10\%$ ) power supply, direct interfacing with high performance logic device families such as Schottky TTL.


| Type            | Ordering Code | Package               | Descriptions             |
|-----------------|---------------|-----------------------|--------------------------|
| HYB 514100BJ-50 | Q67100-Q971   | P-SOJ-26/20-2 300 mil | DRAM (access time 50 ns) |
| HYB 514100BJ-60 | Q67100-Q759   | P-SOJ-26/20-2 300 mil | DRAM (access time 60 ns) |



### Pin Configuration

#### Pin Names

|                         |                       |
|-------------------------|-----------------------|
| A0 – A10                | Address Input         |
| $\overline{\text{RAS}}$ | Row Address Strobe    |
| $\overline{\text{CAS}}$ | Column Address Strobe |
| $\overline{\text{WE}}$  | Read/Write Input      |
| DI                      | Data In               |
| DO                      | Data Out              |
| $V_{\text{CC}}$         | Power Supply (+ 5 V)  |
| $V_{\text{SS}}$         | Ground (0 V)          |
| N.C.                    | No Connection         |



**Block Diagram**

### Absolute Maximum Ratings

|                                        |                  |
|----------------------------------------|------------------|
| Operating temperature range .....      | 0 to 70 °C       |
| Storage temperature range .....        | – 55 to + 150 °C |
| Input/output voltage .....             | – 1 to + 7 V     |
| Power Supply voltage .....             | – 1 to + 7 V     |
| Data out current (short circuit) ..... | 50 mA            |

*Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### DC Characteristics

$T_A = 0$  to  $70$  °C,  $V_{SS} = 0$  V,  $V_{CC} = 5$  10 %,  $t_T = 5$  ns

| Parameter                                                                                                     | Symbol     | Limit Values |                | Unit     | Test Condition |
|---------------------------------------------------------------------------------------------------------------|------------|--------------|----------------|----------|----------------|
|                                                                                                               |            | min.         | max.           |          |                |
| Input high voltage                                                                                            | $V_{IH}$   | 2.4          | $V_{CC} + 0.5$ | V        | 1              |
| Input low voltage                                                                                             | $V_{IL}$   | – 1.0        | 0.8            | V        | 1              |
| Output high voltage ( $I_{OUT} = -5$ mA)                                                                      | $V_{OH}$   | 2.4          | –              | V        | 1              |
| Output low voltage ( $I_{OUT} = 4.2$ mA)                                                                      | $V_{OL}$   | –            | 0.4            | V        | 1              |
| Input leakage current, any input<br>( $0$ V < $V_{IN} < 7$ , all other input = $0$ V)                         | $I_{I(L)}$ | – 10         | 10             | μA       | 1              |
| Output leakage current<br>(DO is disabled, $0 < V_{OUT} < V_{CC}$ )                                           | $I_{O(L)}$ | – 10         | 10             | μA       | 1              |
| Average $V_{CC}$ supply current<br>-50 version<br>-60 version                                                 | $I_{CC1}$  | –<br>–       | 120<br>110     | mA<br>mA | 2, 3           |
| Standby $V_{CC}$ supply current<br>( $\overline{RAS} = \overline{CAS} = \overline{WE} = V_{IH}$ )             | $I_{CC2}$  | –            | 2              | mA       |                |
| Average $V_{CC}$ supply current during $\overline{RAS}$ -only<br>refresh cycles<br>-50 version<br>-60 version | $I_{CC3}$  | –<br>–       | 120<br>110     | mA<br>mA | 2              |
| Average $V_{CC}$ supply current during fast page<br>mode operation<br>-50 version<br>-60 version              | $I_{CC4}$  | –<br>–       | 80<br>70       | mA<br>mA | 2, 3           |

### DC Characteristics (cont'd)

$T_A = 0$  to  $70\text{ }^{\circ}\text{C}$ ,  $V_{SS} = 0\text{ V}$ ,  $V_{CC} = 5 \pm 10\%$ ,  $t_T = 5\text{ ns}$

| Parameter                                                          | Symbol    | Limit Values |      | Unit | Test Condition |
|--------------------------------------------------------------------|-----------|--------------|------|------|----------------|
|                                                                    |           | min.         | max. |      |                |
| Standby $V_{CC}$ supply current                                    | $I_{CC5}$ | —            | 1    | mA   | 1              |
| Average $V_{CC}$ supply current during CAS-before-RAS refresh mode | $I_{CC6}$ |              |      |      | 2              |
| -50 version                                                        |           | —            | 120  | mA   |                |
| -60 version                                                        |           | —            | 110  | mA   |                |

### Capacitance

$T_A = 0$  to  $70\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f = 1\text{ MHz}$

| Parameter                                                                                        | Symbol   | Limit Values |      | Unit |
|--------------------------------------------------------------------------------------------------|----------|--------------|------|------|
|                                                                                                  |          | min.         | max. |      |
| Input capacitance (A0 to A10, DI)                                                                | $C_{I1}$ | —            | 5    | pF   |
| Input capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ ) | $C_{I2}$ | —            | 7    | pF   |
| Output capacitance (DO)                                                                          | $C_{IO}$ | —            | 7    | pF   |

### AC Characteristics <sup>5, 6</sup>

$T_A = 0$  to  $70\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $t_T = 5\text{ ns}$

| Parameter | Symbol | Limit Values |      |      |      | Unit | Note |
|-----------|--------|--------------|------|------|------|------|------|
|           |        | -50          |      | -60  |      |      |      |
|           |        | min.         | max. | min. | max. |      |      |

### Common Parameters

|                                                               |           |    |     |     |     |    |  |
|---------------------------------------------------------------|-----------|----|-----|-----|-----|----|--|
| Random read or write cycle time                               | $t_{RC}$  | 95 | —   | 110 | —   | ns |  |
| $\overline{\text{RAS}}$ precharge time                        | $t_{RP}$  | 35 | —   | 40  | —   | ns |  |
| $\overline{\text{RAS}}$ pulse width                           | $t_{RAS}$ | 50 | 10k | 60  | 10k | ns |  |
| $\overline{\text{CAS}}$ pulse width                           | $t_{CAS}$ | 13 | 10k | 15  | 10k | ns |  |
| Row address setup time                                        | $t_{ASR}$ | 0  | —   | 0   | —   | ns |  |
| Row address hold time                                         | $t_{RAH}$ | 8  | —   | 10  | —   | ns |  |
| Column address setup time                                     | $t_{ASC}$ | 0  | —   | 0   | —   | ns |  |
| Column address hold time                                      | $t_{CAH}$ | 10 | —   | 15  | —   | ns |  |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | $t_{RCD}$ | 18 | 37  | 20  | 45  | ns |  |
| $\overline{\text{RAS}}$ to column address delay time          | $t_{RAD}$ | 13 | 25  | 15  | 30  | ns |  |
| $\overline{\text{RAS}}$ hold time                             | $t_{RSH}$ | 13 |     | 15  | —   | ns |  |
| $\overline{\text{CAS}}$ hold time                             | $t_{CSH}$ | 50 |     | 60  | —   | ns |  |

### AC Characteristics (cont'd) <sup>5, 6</sup>

$T_A = 0 \text{ to } 70 \text{ }^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10 \%$ ,  $t_T = 5 \text{ ns}$

| Parameter                                                         | Symbol           | Limit Values |      |      |      | Unit | Note         |
|-------------------------------------------------------------------|------------------|--------------|------|------|------|------|--------------|
|                                                                   |                  | -50          |      | -60  |      |      |              |
|                                                                   |                  | min.         | max. | min. | max. |      |              |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | $t_{\text{CRP}}$ | 5            | –    | 5    | –    | ns   |              |
| Transition time (rise and fall)                                   | $t_{\text{T}}$   | 3            | 50   | 3    | 50   | ns   | <sup>7</sup> |
| Refresh period                                                    | $t_{\text{REF}}$ | –            | 16   | –    | 16   | ms   |              |

### Read Cycle

|                                                              |                  |    |    |    |    |    |                  |
|--------------------------------------------------------------|------------------|----|----|----|----|----|------------------|
| Access time from $\overline{\text{RAS}}$                     | $t_{\text{RAC}}$ | –  | 50 | –  | 60 | ns | <sup>8, 9</sup>  |
| Access time from $\overline{\text{CAS}}$                     | $t_{\text{CAC}}$ | –  | 13 | –  | 15 | ns | <sup>8, 9</sup>  |
| Access time from column address                              | $t_{\text{AA}}$  | –  | 25 | –  | 30 | ns | <sup>8, 10</sup> |
| Column addr. to $\overline{\text{RAS}}$ lead time            | $t_{\text{RAL}}$ | 25 | –  | 30 | –  | ns |                  |
| Read command setup time                                      | $t_{\text{RCS}}$ | 0  | –  | 0  | –  | ns |                  |
| Read command hold time                                       | $t_{\text{RCH}}$ | 0  | –  | 0  | –  | ns | <sup>11</sup>    |
| Read command hold time referenced to $\overline{\text{RAS}}$ | $t_{\text{RRH}}$ | 0  | –  | 0  | –  | ns | <sup>11</sup>    |
| $\overline{\text{CAS}}$ to output in low-Z                   | $t_{\text{CLZ}}$ | 0  | –  | 0  | –  | ns | <sup>8</sup>     |
| Output buffer turn-off delay                                 | $t_{\text{OFF}}$ | 0  | 13 | 0  | 15 | ns | <sup>12</sup>    |

### Write Cycle

|                                                    |                  |    |   |    |   |    |               |
|----------------------------------------------------|------------------|----|---|----|---|----|---------------|
| Write command hold time                            | $t_{\text{WCH}}$ | 8  | – | 10 | – | ns |               |
| Write command pulse width                          | $t_{\text{WP}}$  | 8  | – | 10 | – | ns |               |
| Write command setup time                           | $t_{\text{WCS}}$ | 0  | – | 0  | – | ns | <sup>13</sup> |
| Write command to $\overline{\text{RAS}}$ lead time | $t_{\text{RWL}}$ | 13 | – | 15 | – | ns |               |
| Write command to $\overline{\text{CAS}}$ lead time | $t_{\text{CWL}}$ | 13 | – | 15 | – | ns |               |
| Data setup time                                    | $t_{\text{DS}}$  | 0  | – | 0  | – | ns | <sup>14</sup> |
| Data hold time                                     | $t_{\text{DH}}$  | 10 | – | 10 | – | ns | <sup>14</sup> |

### Read-Modify-Write Cycle

|                                                              |                  |     |   |     |   |    |               |
|--------------------------------------------------------------|------------------|-----|---|-----|---|----|---------------|
| Read-write cycle time                                        | $t_{\text{RWC}}$ | 115 | – | 130 | – | ns |               |
| $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time | $t_{\text{RWD}}$ | 50  | – | 60  | – | ns | <sup>13</sup> |
| $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time | $t_{\text{CWD}}$ | 13  | – | 15  | – | ns | <sup>13</sup> |
| Column address to $\overline{\text{WE}}$ delay time          | $t_{\text{AWD}}$ | 25  | – | 30  | – | ns | <sup>13</sup> |

### AC Characteristics (cont'd) <sup>5, 6</sup>

$T_A = 0$  to  $70\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $t_T = 5\text{ ns}$

| Parameter | Symbol | Limit Values |      |      |      | Unit | Note |
|-----------|--------|--------------|------|------|------|------|------|
|           |        | -50          |      | -60  |      |      |      |
|           |        | min.         | max. | min. | max. |      |      |

### Fast Page Mode Cycle

|                                                                    |            |    |      |    |      |    |              |
|--------------------------------------------------------------------|------------|----|------|----|------|----|--------------|
| Fast page mode cycle time                                          | $t_{PC}$   | 35 | –    | 40 | –    | ns |              |
| $\overline{\text{CAS}}$ precharge time                             | $t_{CP}$   | 10 | –    | 10 | –    | ns |              |
| Access time from $\overline{\text{CAS}}$ precharge                 | $t_{CPA}$  | –  | 30   | –  | 35   | ns | <sup>7</sup> |
| $\overline{\text{RAS}}$ pulse width                                | $t_{RAS}$  | 50 | 200k | 60 | 200k | ns |              |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{RAS}}$ Delay | $t_{RHCP}$ | 30 | –    | 35 | –    | ns |              |

### Fast Page Mode Read-Modify-Write Cycle

|                                                             |            |    |   |    |   |    |  |
|-------------------------------------------------------------|------------|----|---|----|---|----|--|
| Fast page mode read-write cycle time                        | $t_{PRWC}$ | 55 | – | 60 | – | ns |  |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ | $t_{CPWD}$ | 30 | – | 35 | – | ns |  |

### $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle

|                                                                   |           |    |   |    |   |    |  |
|-------------------------------------------------------------------|-----------|----|---|----|---|----|--|
| $\overline{\text{CAS}}$ setup time                                | $t_{CSR}$ | 10 | – | 10 | – | ns |  |
| $\overline{\text{CAS}}$ hold time                                 | $t_{CHR}$ | 10 | – | 10 | – | ns |  |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time | $t_{RPC}$ | 5  | – | 5  | – | ns |  |
| Write to $\overline{\text{RAS}}$ precharge time                   | $t_{WRP}$ | 10 | – | 10 | – | ns |  |
| Write hold time referenced to $\overline{\text{RAS}}$             | $t_{WRH}$ | 10 | – | 10 | – | ns |  |

### $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test Cycle


|                                        |           |    |   |    |   |    |  |
|----------------------------------------|-----------|----|---|----|---|----|--|
| $\overline{\text{CAS}}$ precharge time | $t_{CPT}$ | 35 | – | 40 | – | ns |  |
|----------------------------------------|-----------|----|---|----|---|----|--|

### Test Mode

|                          |           |    |   |    |   |    |  |
|--------------------------|-----------|----|---|----|---|----|--|
| Write command setup time | $t_{WTS}$ | 10 | – | 10 | – | ns |  |
| Write command hold time  | $t_{WTH}$ | 10 | – | 10 | – | ns |  |


## Notes

1. All voltages are referenced to  $V_{SS}$ .
2.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  depend on cycle rate.
3.  $I_{CC1}$  and  $I_{CC4}$  depend on output loading. Specified values are measured with the output open.
4. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$  it can be changed once or less during a fast page mode cycle ( $t_{PC}$ ).
5. An initial pause of 200  $\mu s$  is required after power-up followed by 8  $\overline{RAS}$  cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
6. AC measurements assume  $t_T = 5$  ns.
7.  $V_{IH(MIN.)}$  and  $V_{IL(MAX.)}$  are reference levels for measuring timing of input signals. Transition times are also measured between  $V_{IH}$  and  $V_{IL}$ .
8. Measured with a load equivalent to 2 TTL loads and 100 pF.
9. Operation within the  $t_{RCD(MAX.)}$  limit ensures that  $t_{RAC(MAX.)}$  can be met.  $t_{RCD(MAX.)}$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD(MAX.)}$  limit, then access time is controlled by  $t_{CAC}$ .
10. Operation within the  $t_{RAD(MAX.)}$  limit ensures that  $t_{RAC(MAX.)}$  can be met.  $t_{RAD(MAX.)}$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD(MAX.)}$  limit, then access time is controlled by  $t_{AA}$ .
11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
12.  $t_{OFF(MAX.)}$  defines the time at which the outputs achieve the open-circuit condition and are not referenced to output voltage levels.
13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} > t_{WCS(MIN.)}$ , the cycle is an early write cycle and the data out pin will remain open-circuit (high impedance) through the entire cycle; if  $t_{RWD} > t_{RWD(MIN.)}$ ,  $t_{CWD} > t_{CWD(MIN.)}$ ,  $t_{AWD} > t_{AWD(MIN.)}$  and  $t_{CPWD} > t_{CPWD(MIN.)}$ , the cycle is a read-write cycle and DO will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the DO pin (at access time) is indeterminate.
14. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{WE}$  leading edge in read-write cycles.




SPT03013

Read Cycle




SPT03014

Write Cycle (Early Write)




SPT03015


Read-Write (Read-Modify-Write) Cycle




**Fast Page Mode Read-Modify-Write Cycle**




### Fast Page Mode Read Cycle




### Fast Page Mode Early Write Cycle



**RAS-Only Refresh Cycle**




CAS-Before-RAS Refresh Cycle




SPT03021

Hidden Refresh Cycle (Read)




SPT03022

### Hidden Refresh Cycle (Early Write)



SPT03023

**CAS-Before-RAS Refresh Counter Test Cycle**



## Test Mode Entry


## Test Mode

The HYB 514100BJ is organized 4 194 304 words by 1-bit but can internally be configured as 524 288 words by 8-bits. A  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle puts the device into Test Mode.

In Test Mode, data is written into 8 sectors in parallel and retrieved the same way. If, upon reading, all bits are equal, the data output pin indicates a "1". If any of the bits differ, the data output pin indicates a "0". In Test Mode the 4M DRAM can be tested as if it were a 512K DRAM. Test Mode is exited by any refresh operation which is not a  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle. Addresses A10R, A10C and A0C do not care during Test Mode.

### Package Outlines

#### Plastic Package, P-SOJ-26/20-2 (SMD) (Plastic small outline J-leaded)



### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.