www.ti.com

SLLS992A -AUGUST 2009-REVISED AUGUST 2011

FLATLINK™ TRANSMITTER

Check for Samples: SN65LVDS93A

FEATURES

- Industrial Temperature Range -40°C to 85°C
- LVDS Display Serdes Interfaces Directly to LCD Display Panels with Integrated LVDS
- Package Options: 4.5mm × 7mm BGA, and 8.1mm × 14mm TSSOP
- 1.8V up to 3.3V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage **Application and Graphic Processors**
- Transfer Rate up to 135Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10MHz to 135MHz
- **Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI**
- Operates From a Single 3.3V Supply and 170mW (typ.) at 75MHz

- 28 Data Channels Plus Clock In Low-Voltage TTL to 4 Data Channels Plus Clock Out Low-Voltage Differential
- Consumes Less Than 1mW When Disabled
- Selectable Rising or Falling Clock Edge **Triggered Inputs**
- **ESD: 5kV HBM**
- **Support Spread Spectrum Clocking (SSC)**
- Compatible with all OMAP™2x, OMAP™3x, and DaVinci™ Application Processors

APPLICATIONS

- **LCD Display Panel Driver**
- **UMPC** and Netbook PC
- **Digital Picture Frame**

DESCRIPTION

The SN65LVDS93A LVDS serdes (serializer/deserializer) transmitter contains four 7-bit parallel load serial-out shift registers, a 7 × clock synthesizer, and five low-voltage differential signaling (LVDS) drivers in a single integrated circuit. These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS94.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS93A requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a lowlevel input and the possible use of the shutdown/clear (SHTDN). SHTDN is an active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers at a low level.

The SN65LVDS93A is characterized for operation over ambient air temperatures of -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. OMAP. DaVinci are trademarks of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE
SN65LVDS93AZQLR	LVDS93A in BGA package	56-pin ZQL LARGE T&R
SN65LVDS93ADGG	LVDS93A in TSSOP package	56-pin DGG TUBE
SN65LVDS93ADGGR	LVDS93A in TSSOP package	56-pin DGG LARGE T&R

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
Supply voltage	e range, VCC, IOVCC, LVDSVCC, PLLVCC ⁽²⁾	-0.5 to 4	V
Voltage range	at any output terminal	-0.5 to VCC + 0.5	V
Voltage range	at any input terminal	-0.5 to IOVCC + 0.5	V
Continuous power dissipation See the dissipation			ating table
	Human Body Model (HBM) (3) all pins	5	kV
ESD rating	Charged Device Model (CDM) ⁽⁴⁾ all pins	500	V
	Machine Model (MM) ⁽⁵⁾ all pins	150	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) All voltages are with respect to the GND terminals.
- (3) In accordance with JEDEC Standard 22, Test Method A114-A.
- (4) In accordance with JEDEC Standard 22, Test Method C101.
- (5) In accordance with JEDEC Standard 22, Test Method A115-A.

www.ti.com

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, VCC		3	3.3	3.6	
LVDS output Supply voltage, LVDSVCC		3	3.3	3.6	
PLL analog supply voltage, PLLVCC	3	3.3	3.6	V	
IO input reference Supply voltage, IOVCC	1.62	1.8 / 2.5 / 3.3	3.6		
Power supply noise on any VCC terminal			0.1		
	IOVCC = 1.8V	IOVCC/2 + 0.3V			
High-level input voltage, V _{IH}	IOVCC = 2.5V	IOVCC/2 + 0.4V			V
	IOVCC = 3.3V	IOVCC/2 + 0.5V			
	IOVCC = 1.8V			IOVCC/2 - 0.3V	
Low-level input voltage, V _{IL}	IOVCC = 2.5V			IOVCC/2 - 0.4V	V
	IOVCC = 3.3V			IOVCC/2 - 0.5V	
Differential load impedance, Z _L		90		132	Ω
Operating free-air temperature, T _A		-45		85	С

DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL(1)	T _{JA} ≤ 25°C	DERATING FACTOR ⁽²⁾ ABOVE T _{JA} = 25°C	T _{JA} = 70°C POWER RATING
DGG	Low-K	1111mW	12.3mW/°C	555mW
ZQL		1034mW	11.5mW/°C	517mW
DGG	l liab K	1730mW	19mW/°C	865mW
ZQL	High-K	2000mW	22mW/°C	1000mW


⁽¹⁾ In accordance with the High-K and Low-K thermal metric definitions of EIA/JESD51-2.

TIMING REQUIREMENTS

PARAMETER	MIN	MAX	UNIT
Input clock period, t _c	7.4	100	ns
Input clock modulation			
w/ modulation frequency 30kHz		8%	
w/ modulation frequency 50kHz		6%	
High-level input clock pulse width duration, tw	0.4 t _c	0.6 t _c	ns
Input signal transition time, t _t		3	ns
Data set up time, D0 through D27 before CLKIN (See Figure 3)	2		ns
Data hold time, D0 through D27 after CLKIN	0.8		ns

⁽²⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.






DGG PIN LIST

Pin #	Signal	Pin #	Signal	Pin #	Signal	Pin #	Signal
1	IOVCC	15	D15	29	GND	43	GND
2	D5	16	D16	30	D26	44	LVDSVCC
3	D6	17	CLKSEL	31	CLKIN	45	Y1P
4	D7	18	D17	32	SHTDN	46	Y1M
5	GND	19	D18	33	GND	47	Y0P
6	D8	20	D19	34	PLLVCC	48	YOM
7	D9	21	GND	35	GND	49	GND
8	D10	22	D20	36	GND	50	D27
9	VCC	23	D21	37	Y3P	51	D0
10	D11	24	D22	38	Y3M	52	D1
11	D12	25	D23	39	CLKOUTP	53	GND
12	D13	26	IOVCC	40	CLKOUTM	54	D2
13	GND	27	D24	41	Y2P	55	D3
14	D14	28	D25	42	Y2M	56	D4





ZQL PIN LIST

Ball #	Signal	Ball #	Signal	Ball #	Signal
A1	A1 GND		CLKIN	A3	D26
A4	A4 D24		D23	A6	D22
B1	GND	B2	PLLVCC	В3	SHTDN
B4	D25	B5	D21	B6	D20
C1	Y3M	C2	Y3P	C3	GND
C4	IOVCC	C5	GND	C6	D19
D1	CLKM	D2	CLKP	D3	GND
D4	CLKSEL	D5	D18	D6	D17
E1	Y2M	E2	Y2P	E3	ball not populated
E4	ball not populated	E5	D15	E6	D16
F1	LVDSVCC	F2	GND	F3	ball not populated
F4	ball not populated	F5	GND	F6	D14
G1	Y1M	G2	Y1P	G3	GND
G4	IOVCC	G5	D12	G6	D13
H1	Y0M	H2	Y0P	H3	GND
H4	D10	H5	VCC	H6	D11
J1	D27	J2	D0	J3	D3
J4	D6	J5	GND	J6	D9
K1	D1	K2	D2	K3	D4
K4	D5	K5	D7	K6	D8




PIN FUNCTIONS

PIN	I/O	DESCRIPTION				
Y0P, Y0M, Y1P, Y1M, Y2P, Y2M		Differential LVDS data outputs. Outputs are high-impedance when SHTDN is pulled low (de-asserted)				
Y3P, Y3M	LVDS Out	Differential LVDS Data outputs. Output is high-impedance when SHTDN is pulled low (de-asserted). Note: if the application only requires 18-bit color, this output can be left open.				
CLKP, CLKM		Differential LVDS pixel clock output. Output is high-impedance when SHTDN is pulled low (de-asserted).				
D0 – D27		Data inputs; supports 1.8V to 3.3V input voltage selectable by VDD supply. To connect a graphic source successfully to a display, the bit assignment of D[27:0] is critical (and not necessarily intuitive). Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D16, D17, D23, and D27 to GND.				
CLKIN	CMOS IN with	Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL.				
SHTDN	pulldn	Device shut down; pull low (de-assert) to shut down the device (low power, resets all registers) and high (assert) for normal operation.				
CLKSEL		Selects between rising edge input clock trigger (CLKSEL = V_{IH}) and falling edge input clock trigger (CLKSEL = V_{IL}).				
VCC		3.3V digital Supply Voltage				
IOVCC		I/O supply reference voltage (1.8V up to 3.3V matching the GPU data output signal swing)				
PLLVCC	Power Supply ⁽¹⁾	3.3V PLL analog supply				
LVDSVCC		3.3V LVDS output analog supply				
GND		Supply Ground for VCC, IOVCC, LVDSVCC, and PLLVCC.				

⁽¹⁾ For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.



FUNCTIONAL BLOCK DIAGRAM








Figure 1. Typical SN65LVDS93A Load and Shift Sequences




Figure 2. Equivalent Input and Output Schematic Diagrams



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _T	Input voltage threshold			IOVCC/2		V
V _{OD}	Differential steady-state output voltage magnitude	$R_L = 100\Omega$, See Figure 4	250		450	mV
Δ V _{OD}	Change in the steady-state differential output voltage magnitude between opposite binary states	- N_ = 10002, GCC + 1guilo +		1	35	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage	See Figure 4 t _{R/F} (Dx, CLKin) = 1ns			35	mV
I _{IH}	High-level input current	V _{IH} = IOVCC			25	μΑ
I _{IL}	Low-level input current	V _{IL} = 0 V			±10	μA
	0	V _{OY} = 0 V			±24	mA
os	Short-circuit output current	V _{OD} = 0 V			±12	mA
I _{OZ}	High-impedance state output current	V _O = 0 V to VCC			±20	μA
_	Input pull-down integrated resistor on all	IOVCC = 1.8V		200		
R _{pdn}	inputs (Dx, CLKSEL, SHTDN, CLKIN)	IOVCC = 3.3V		100		kΩ
ΙQ	Quiescent current	disabled, all inputs at GND; SHTDN = V _{IL}		2	100	μΑ
		$\overline{\text{SHTDN}} = \text{V}_{\text{IH}}, \text{R}_{\text{L}} = 100\Omega (5 \text{places}),$ grayscale pattern (Figure 5) VCC = 3.3V, $\text{f}_{\text{CLK}} = 75 \text{MHz}$			1	
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		51.9		
		I _(IOVCC) with IOVCC = 3.3V		0.4		mA
		I _(IOVCC) with IOVCC = 1.8V		0.1		
		SHTDN = V _{IH} , R _L = 100Ω (5 places), 50% transition density pattern (Figure 5), VCC = 3.3V, f _{CLK} = 75MHz			,	
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)	53.3			
		I _(IOVCC) with IOVCC = 3.3V			mA	
		I _(IOVCC) with IOVCC = 1.8V				
		SHTDN = V _{IH} , R _L = 100Ω (5 places), worst-case pattern (Figure 6), VCC = 3.6V, f _{CLK} = 75MHz			,	
Icc	Supply current (average)	I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)	63.7			
		I _(IOVCC) with IOVCC = 3.3V		1.3		mA
		I _(IOVCC) with IOVCC = 1.8V		0.5		
		SHTDN = V _{IH} , R _L = 100Ω (5 places), worst-case pattern (Figure 6), f _{CLK} = 100MHz				
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		81.6		
		I _(IOVCC) with IOVCC = 3.6V		1.6		mA
		I _(IOVCC) with IOVCC = 1.8V		0.6		
		$\overline{\text{SHTDN}} = \text{V}_{\text{IH}}, \text{R}_{\text{L}} = 100\Omega (\text{5 places}), \\ \text{worst-case pattern (Figure 6)}, \\ \text{f}_{\text{CLK}} = 135\text{MHz}$				
		$I_{(VCC)} + I_{(PLLVCC)} + I_{(LVDSVCC)}$		102.2		· <u></u>
		I _(IOVCC) with IOVCC = 3.6V	2.1			mA
		I _(IOVCC) with IOVCC = 1.8V		0.8		
Cı	Input capacitance			2		pF

⁽¹⁾ All typical values are at VCC = 3.3 V, T_A = 25°C.




SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t ₀	Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)		-0.1	0	0.1	ns
t ₁	Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		¹ / ₇ t _c - 0.1		$^{1}/_{7} t_{c} + 0.1$	ns
t ₂	Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26. D23)		² / ₇ t _c - 0.1		$^{2}/_{7}$ t _c + 0.1	ns
t ₃	Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17)	See Figure 7, t _C = 10ns, Input clock jitter < 25ps (2)	³ / ₇ t _c - 0.1		$^{3}/_{7} t_{c} + 0.1$	ns
t ₄	Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		⁴ / ₇ t _c - 0.1		$^{4}/_{7} t_{c} + 0.1$	ns
t ₅	Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		⁵ / ₇ t _c - 0.1		$^{5}/_{7} t_{c} + 0.1$	ns
t ₆	Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		⁶ / ₇ t _c - 0.1		$^{6}/_{7} t_{c} + 0.1$	ns
t _{c(o)}	Output clock period			t _c		ns
		t_C = 10ns; clean reference clock, see Figure 8		±26		
$\Delta t_{c(o)}$	Output clock cycle-to-cycle jitter (3)	t _C = 10ns with 0.05UI added noise modulated at 3MHz, see Figure 8		±44		ne
Δι _C (0)	Output clock cycle-to-cycle jittel	t _C = 7.4ns; clean reference clock, see Figure 8		±35		ps
		t _C = 7.4ns with 0.05UI added noise modulated at 3MHz, see Figure 8		±42		
t _w	High-level output clock pulse duration			4 / $_7$ t_c		ns
t _{r/f}	Differential output voltage transition time (t _r or t _f)	See Figure 4		225	500	ps
t _{en}	Enable time, SHTDN↑ to phase lock (Yn valid)	f _(clk) = 135MHz, See Figure 9		6		μs
t _{dis}	Disable time, SHTDN↓ to off-state (CLKOUT high-impedance)	f _(clk) = 135MHz, See Figure 10		7		ns

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. |Input clock jitter| is the magnitude of the change in the input clock period.

PARAMETER MEASUREMENT INFORMATION




All input timing is defined at IOVDD / 2 on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0V.

Figure 3. Set Up and Hold Time Definition

The output clock cycle-to-cycle jitter is the largest recorded change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimum jitter value.



PARAMETER MEASUREMENT INFORMATION (continued)







Figure 4. Test Load and Voltage Definitions for LVDS Outputs.




The 16 grayscale test pattern test device power consumption for a typical display pattern.

Figure 5. 16 Grayscale Test Pattern




PARAMETER MEASUREMENT INFORMATION (continued)



The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs.

Figure 6. Worst-Case Power Test Pattern




CLKOUT is shown with CLKSEL at high-level. CLKIN polarity depends on CLKSEL input level.

Figure 7. SN65LVDS93A Timing Definitions



PARAMETER MEASUREMENT INFORMATION (continued)







Figure 8. Output Clock Jitter Test Set Up






Figure 10. Disable Time Waveforms



TYPICAL CHARACTERISTICS





Figure 11.

OUTPUT CLOCK JITTER
vs



 $f_{(mod)}$ - Input Modular Frequency - MHz Figure 12.

TYPICAL PRBS OUTPUT SIGNAL OVER ONE CLOCK PERIOD




Figure 13.

14

www.ti.com

APPLICATION INFORMATION

Power Up Sequence

The SN65LVDS93A does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC, VCCPLL, and VCCLVDS remain powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down.

It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode.



Typical Application Schematic

Figure 14 represents the schematic drawing of the SN65LVDS93A evaluation module.




Figure 14. Schematic Example (SN65LVDS93A Evaluation Board)



PCB Routing

Figure 15 shows a possible breakout of the data input and output signals from the BGA package.




Figure 15. PCB Routing Example



16-BIT BUS EXTENSION

In a 16-bit bus application (Figure 16), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 16. 16-Bit Bus Extension

16-BIT BUS EXTENSION WITH PARITY

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 17. The device following the SN74FB2032 is a low-cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.






Figure 17. 16-Bit Bus Extension With Parity

LOW COST VIRTUAL BACKPLANE TRANSCEIVER

Figure 18 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 18, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 18. Virtual Backplane Transceiver

SLLS992A -AUGUST 2009-REVISED AUGUST 2011



REVISION HISTORY

CI	hanges from Revision * August 2009 (#IMPLIED) to Revision A	Page
•	Deleted all maximum values from I _{CC} - Supply current (average)	9
•	Changed t _{en} - Enable Time, unit value From: 6 ns To: 6 µs	10





www.ti.com 24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SN65LVDS93ADGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93A	Samples
SN65LVDS93ADGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93A	Samples
SN65LVDS93AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	LVDS93A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2013

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	В0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS93AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 26-Mar-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS93AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.