

# IS61NLP12832B

## IS61NLP12836B/IS61NVP12836B

## IS61NLP25618A/IS61NVP25618A



### 128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE 'NO WAIT' STATE BUS SRAM

SEPTEMBER 2007

#### FEATURES

- 100 percent bus utilization
- No wait cycles between Read and Write
- Internal self-timed write cycle
- Individual Byte Write Control
- Single R/W (Read/Write) control pin
- Clock controlled, registered address, data and control
- Interleaved or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Power Down mode
- Common data inputs and data outputs
- $\overline{\text{CKE}}$  pin to enable clock and suspend operation
- JEDEC 100-pin TQFP, 165-ball PBGA and 119-ball PBGA packages
- Power supply:  
NVP:  $V_{\text{DD}} 2.5\text{V} (\pm 5\%)$ ,  $V_{\text{DDQ}} 2.5\text{V} (\pm 5\%)$   
NLP:  $V_{\text{DD}} 3.3\text{V} (\pm 5\%)$ ,  $V_{\text{DDQ}} 3.3\text{V}/2.5\text{V} (\pm 5\%)$
- Industrial temperature available
- Lead-free available

#### DESCRIPTION

The 4 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 128K words by 32 bits, 128K words by 36 bits, and 256K words by 18 bits, fabricated with ISSI's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.

All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable,  $\overline{\text{CKE}}$  is HIGH. In this state the internal device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when  $\overline{\text{WE}}$  is LOW. Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

#### FAST ACCESS TIME

| Symbol          | Parameter         | -250 | -200 | Units |
|-----------------|-------------------|------|------|-------|
| $t_{\text{KQ}}$ | Clock Access Time | 2.6  | 3.1  | ns    |
| $t_{\text{Kc}}$ | Cycle Time        | 4    | 5    | ns    |
|                 | Frequency         | 250  | 200  | MHz   |

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

**BLOCK DIAGRAM**





Bottom View  
119-Ball, 14 mm x 22 mm BGA  
1 mm Ball Pitch, 7 x 17 Ball Array



Bottom View  
165-Ball, 13 mm x 15mm BGA  
1 mm Ball Pitch, 11 x 15 Ball Array

**PIN CONFIGURATION — 128K x 36, 165-Ball PBGA (TOP VIEW)**

|   | 1    | 2   | 3               | 4                | 5                | 6                | 7                | 8               | 9    | 10  | 11   |
|---|------|-----|-----------------|------------------|------------------|------------------|------------------|-----------------|------|-----|------|
| A | NC   | A   | $\overline{CE}$ | $\overline{BWc}$ | $\overline{BWb}$ | $\overline{CE2}$ | $\overline{CKE}$ | ADV             | NC   | A   | NC   |
| B | NC   | A   | CE2             | $\overline{BWd}$ | $\overline{BWa}$ | CLK              | $\overline{WE}$  | $\overline{OE}$ | NC   | A   | NC   |
| C | DQPc | NC  | VDDQ            | VSS              | VSS              | VSS              | VSS              | VSS             | VDDQ | NC  | DQPb |
| D | DQc  | DQc | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQb | DQb  |
| E | DQc  | DQc | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQb | DQb  |
| F | DQc  | DQc | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQb | DQb  |
| G | DQc  | DQc | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQb | DQb  |
| H | NC   | NC  | NC              | VDD              | VSS              | VSS              | VSS              | VDD             | NC   | NC  | ZZ   |
| J | DQd  | DQd | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQa | DQa  |
| K | DQd  | DQd | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQa | DQa  |
| L | DQd  | DQd | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQa | DQa  |
| M | DQd  | DQd | VDDQ            | VDD              | VSS              | VSS              | VSS              | VDD             | VDDQ | DQa | DQa  |
| N | DQPd | NC  | VDDQ            | VSS              | NC               | NC               | NC               | VSS             | VDDQ | NC  | DQPd |
| P | NC   | NC  | A               | A                | NC               | A1*              | NC               | A               | A    | A   | NC   |
| R | MODE | NC  | A               | A                | NC               | A0*              | NC               | A               | A    | A   | A    |

**Note:** A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

**PIN DESCRIPTIONS**

| Symbol                                   | Pin Name                               |
|--|--|
| A  | Address Inputs                         |
| A0, A1                                   | Synchronous Burst Address Inputs       |
| ADV                                      | Synchronous Burst Address Advance/Load |
| $\overline{WE}$                          | Synchronous Read/Write Control Input   |
| CLK                                      | Synchronous Clock                      |
| $\overline{CKE}$                         | Clock Enable                           |
| $\overline{CE}$ , $\overline{CE2}$ , CE2 | Synchronous Chip Enable                |
| $\overline{BWx}$ (x=a-d)                 | Synchronous Byte Write Inputs          |
| $\overline{OE}$                          | Output Enable                          |
| ZZ                                       | Power Sleep Mode                       |

| MODE | Burst Sequence Selection                  |
|------|---|
| VDD  | 3.3V/2.5V Power Supply                    |
| NC   | No Connect                                |
| DQx  | Data Inputs/Outputs                       |
| DQPx | Parity Data I/O                           |
| VDDQ | Isolated output Power Supply<br>3.3V/2.5V |
| VSS  | Ground                                    |

119-PIN PBGA PACKAGE CONFIGURATION —128K x 36 (TOP VIEW)

|   | 1                | 2                | 3                        | 4                       | 5                        | 6                       | 7                |
|---|------------------|------------------|--------------------------|-------------------------|--------------------------|-------------------------|------------------|
| A | V <sub>DDQ</sub> | A                | A                        | NC                      | A                        | A                       | V <sub>DDQ</sub> |
| B | NC               | CE2              | A                        | ADV                     | A                        | $\overline{\text{CE}}2$ | NC               |
| C | NC               | A                | A                        | V <sub>DD</sub>         | A                        | A                       | NC               |
| D | DQ <sub>c</sub>  | DQP <sub>c</sub> | V <sub>SS</sub>          | NC                      | V <sub>SS</sub>          | DQP <sub>b</sub>        | DQ <sub>b</sub>  |
| E | DQ <sub>c</sub>  | DQ <sub>c</sub>  | V <sub>SS</sub>          | $\overline{\text{CE}}$  | V <sub>SS</sub>          | DQ <sub>b</sub>         | DQ <sub>b</sub>  |
| F | V <sub>DDQ</sub> | DQ <sub>c</sub>  | V <sub>SS</sub>          | $\overline{\text{OE}}$  | V <sub>SS</sub>          | DQ <sub>b</sub>         | V <sub>DDQ</sub> |
| G | DQ <sub>c</sub>  | DQ <sub>c</sub>  | $\overline{\text{BW}}_c$ | NC                      | $\overline{\text{BW}}_b$ | DQ <sub>b</sub>         | DQ <sub>b</sub>  |
| H | DQ <sub>c</sub>  | DQ <sub>c</sub>  | V <sub>SS</sub>          | $\overline{\text{WE}}$  | V <sub>SS</sub>          | DQ <sub>b</sub>         | DQ <sub>b</sub>  |
| J | V <sub>DDQ</sub> | V <sub>DD</sub>  | NC                       | V <sub>DD</sub>         | NC                       | V <sub>DD</sub>         | V <sub>DDQ</sub> |
| K | DQ <sub>d</sub>  | DQ <sub>d</sub>  | V <sub>SS</sub>          | CLK                     | V <sub>SS</sub>          | DQ <sub>a</sub>         | DQ <sub>a</sub>  |
| L | DQ <sub>d</sub>  | DQ <sub>d</sub>  | $\overline{\text{BW}}_d$ | NC                      | $\overline{\text{BW}}_a$ | DQ <sub>a</sub>         | DQ <sub>a</sub>  |
| M | V <sub>DDQ</sub> | DQ <sub>d</sub>  | V <sub>SS</sub>          | $\overline{\text{CKE}}$ | V <sub>SS</sub>          | DQ <sub>a</sub>         | V <sub>DDQ</sub> |
| N | DQ <sub>d</sub>  | DQ <sub>d</sub>  | V <sub>SS</sub>          | A <sub>1</sub> *        | V <sub>SS</sub>          | DQ <sub>a</sub>         | DQ <sub>a</sub>  |
| P | DQ <sub>d</sub>  | DQP <sub>d</sub> | V <sub>SS</sub>          | A <sub>0</sub> *        | V <sub>SS</sub>          | DQP <sub>a</sub>        | DQ <sub>a</sub>  |
| R | NC               | A                | MODE                     | V <sub>DD</sub>         | NC                       | A                       | NC               |
| T | NC               | NC               | A                        | A                       | A                        | NC                      | ZZ               |
| U | V <sub>DDQ</sub> | NC               | NC                       | NC                      | NC                       | NC                      | V <sub>DDQ</sub> |

**Note:** A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**PIN DESCRIPTIONS**

| Symbol                           | Pin Name                               |
|----------------------------------|--|
| A                                | Address Inputs                         |
| A0, A1                           | Synchronous Burst Address Inputs       |
| ADV                              | Synchronous Burst Address Advance/Load |
| $\overline{\text{WE}}$           | Synchronous Read/Write Control Input   |
| CLK                              | Synchronous Clock                      |
| $\overline{\text{CKE}}$          | Clock Enable                           |
| $\overline{\text{CE}}$           | Synchronous Chip Select                |
| $\overline{\text{CE}}2$          | Synchronous Chip Select                |
| CE2                              | Synchronous Chip Select                |
| $\overline{\text{BW}}_x$ (x=a-d) | Synchronous Byte Write Inputs          |

|                                  |                          |
|----------------------------------|--------------------------|
| $\overline{\text{OE}}$           | Output Enable            |
| ZZ                               | Power Sleep Mode         |
| MODE                             | Burst Sequence Selection |
| V <sub>DD</sub>                  | Power Supply             |
| V <sub>SS</sub>                  | Ground                   |
| NC                               | No Connect               |
| DQ <sub>a</sub> -DQ <sub>d</sub> | Data Inputs/Outputs      |
| DQP <sub>a</sub> -Pd             | Parity Data I/O          |
| V <sub>DDQ</sub>                 | Output Power Supply      |

**165-PIN PBGA PACKAGE CONFIGURATION —256K x 18 (TOP VIEW)**

|   | 1                | 2               | 3               | 4                | 5                | 6                | 7                | 8               | 9    | 10              | 11               |
|---|------------------|-----------------|-----------------|------------------|------------------|------------------|------------------|-----------------|------|-----------------|------------------|
| A | NC               | A               | $\overline{CE}$ | $\overline{BWb}$ | NC               | $\overline{CE2}$ | $\overline{CKE}$ | ADV             | NC   | A               | A                |
| B | NC               | A               | CE2             | NC               | $\overline{BWa}$ | CLK              | $\overline{WE}$  | $\overline{OE}$ | NC   | A               | NC               |
| C | NC               | NC              | VDDQ            | Vss              | Vss              | Vss              | Vss              | Vss             | VDDQ | NC              | DQP <sub>a</sub> |
| D | NC               | DQ <sub>b</sub> | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | NC              | DQ <sub>a</sub>  |
| E | NC               | DQ <sub>b</sub> | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | NC              | DQ <sub>a</sub>  |
| F | NC               | DQ <sub>b</sub> | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | NC              | DQ <sub>a</sub>  |
| G | NC               | DQ <sub>b</sub> | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | NC              | DQ <sub>a</sub>  |
| H | NC               | NC              | NC              | VDD              | Vss              | Vss              | Vss              | VDD             | NC   | NC              | ZZ               |
| J | DQ <sub>b</sub>  | NC              | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | DQ <sub>a</sub> | NC               |
| K | DQ <sub>b</sub>  | NC              | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | DQ <sub>a</sub> | NC               |
| L | DQ <sub>b</sub>  | NC              | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | DQ <sub>a</sub> | NC               |
| M | DQ <sub>b</sub>  | NC              | VDDQ            | VDD              | Vss              | Vss              | Vss              | VDD             | VDDQ | DQ <sub>a</sub> | NC               |
| N | DQP <sub>b</sub> | NC              | VDDQ            | Vss              | NC               | NC               | NC               | Vss             | VDDQ | NC              | NC               |
| P | NC               | NC              | A               | A                | NC               | A <sub>1</sub> * | NC               | A               | A    | A               | NC               |
| R | MODE             | NC              | A               | A                | NC               | A <sub>0</sub> * | NC               | A               | A    | A               | A                |

**Note:** A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

**PIN DESCRIPTIONS**

| Symbol                                   | Pin Name                               |
|--|--|
| A  | Address Inputs                         |
| A0, A1                                   | Synchronous Burst Address Inputs       |
| ADV                                      | Synchronous Burst Address Advance/Load |
| $\overline{WE}$                          | Synchronous Read/Write Control Input   |
| CLK                                      | Synchronous Clock                      |
| $\overline{CKE}$                         | Clock Enable                           |
| $\overline{CE}$ , $\overline{CE2}$ , CE2 | Synchronous Chip Enable                |
| $\overline{BWx}$ (x=a,b)                 | Synchronous Byte Write Inputs          |
| $\overline{OE}$                          | Output Enable                          |
| ZZ                                       | Power Sleep Mode                       |

|                  |   |
|------------------|---|
| MODE             | Burst Sequence Selection                  |
| VDD              | 3.3V/2.5V Power Supply                    |
| NC               | No Connect                                |
| DQ <sub>x</sub>  | Data Inputs/Outputs                       |
| DQP <sub>x</sub> | Parity Data I/O                           |
| VDDQ             | Isolated output Power Supply<br>3.3V/2.5V |
| Vss              | Ground                                    |

119-PIN PBGA PACKAGE CONFIGURATION —256K x 18 (TOP VIEW)

|   | 1    | 2                | 3                | 4                | 5                | 6                | 7               |
|---|------|------------------|------------------|------------------|------------------|------------------|-----------------|
| A | VDDQ | A                | A                | NC               | A                | A                | VDDQ            |
| B | NC   | CE2              | A                | ADV              | A                | $\overline{CE}2$ | NC              |
| C | NC   | A                | A                | VDD              | A                | A                | NC              |
| D | DQb  | NC               | Vss              | NC               | Vss              | DQP <sub>a</sub> | NC              |
| E | NC   | DQb              | Vss              | $\overline{CE}$  | Vss              | NC               | DQ <sub>a</sub> |
| F | VDDQ | NC               | Vss              | $\overline{OE}$  | Vss              | DQ <sub>a</sub>  | VDDQ            |
| G | NC   | DQb              | $\overline{BW}b$ | NC               | NC               | NC               | DQ <sub>a</sub> |
| H | DQb  | NC               | Vss              | $\overline{WE}$  | Vss              | DQ <sub>a</sub>  | NC              |
| J | VDDQ | VDD              | NC               | VDD              | NC               | VDD              | VDDQ            |
| K | NC   | DQb              | Vss              | CLK              | Vss              | NC               | DQ <sub>a</sub> |
| L | DQb  | NC               | NC               | NC               | $\overline{BW}a$ | DQ <sub>a</sub>  | NC              |
| M | VDDQ | DQb              | Vss              | $\overline{CKE}$ | Vss              | NC               | VDDQ            |
| N | DQb  | NC               | Vss              | A <sub>1</sub> * | Vss              | DQ <sub>a</sub>  | NC              |
| P | NC   | DQP <sub>b</sub> | Vss              | A <sub>0</sub> * | Vss              | NC               | DQ <sub>a</sub> |
| R | NC   | A                | MODE             | VDD              | NC               | A                | NC              |
| T | NC   | A                | A                | NC               | A                | A                | ZZ              |
| U | VDDQ | NC               | NC               | NC               | NC               | NC               | VDDQ            |

**Note:** A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**PIN DESCRIPTIONS**

| Symbol                   | Pin Name                               |
|--------------------------|--|
| A                        | Address Inputs                         |
| A0, A1                   | Synchronous Burst Address Inputs       |
| ADV                      | Synchronous Burst Address Advance/Load |
| $\overline{WE}$          | Synchronous Read/Write Control Input   |
| CLK                      | Synchronous Clock                      |
| $\overline{CKE}$         | Clock Enable                           |
| $\overline{CE}$          | Synchronous Chip Select                |
| $\overline{CE}2$         | Synchronous Chip Select                |
| CE2                      | Synchronous Chip Select                |
| $\overline{BW}x$ (x=a,b) | Synchronous Byte Write Inputs          |

|                                  |                          |
|----------------------------------|--------------------------|
| $\overline{OE}$                  | Output Enable            |
| ZZ                               | Power Sleep Mode         |
| MODE                             | Burst Sequence Selection |
| VDD                              | Power Supply             |
| Vss                              | Ground                   |
| NC                               | No Connect               |
| DQ <sub>a</sub> -DQ <sub>b</sub> | Data Inputs/Outputs      |
| DQP <sub>a</sub> -P <sub>b</sub> | Parity Data I/O          |
| VDDQ                             | Output Power Supply      |

**PIN CONFIGURATION**  
**100-Pin TQFP**



**PIN DESCRIPTIONS**

|                            |  |
|----------------------------|--|
| A0, A1                     | Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus. |
| A                          | Synchronous Address Inputs   |
| CLK                        | Synchronous Clock  |
| ADV                        | Synchronous Burst Address Advance  |
| BW $\bar{a}$ -BW $\bar{d}$ | Synchronous Byte Write Enable  |
| WE                         | Write Enable   |
| CKE                        | Clock Enable   |
| Vss                        | Ground for Core  |
| NC                         | Not Connected  |

|                       |   |
|-----------------------|---|
| CE, CE2, CE $\bar{2}$ | Synchronous Chip Enable                   |
| OE                    | Output Enable                             |
| DQa-DQd               | Synchronous Data Input/Output             |
| DQPa-DQPd             | Parity Data I/O                           |
| MODE                  | Burst Sequence Selection                  |
| VDD                   | +3.3V/2.5V Power Supply                   |
| Vss                   | Ground for output Buffer                  |
| VDDQ                  | Isolated Output Buffer Supply: +3.3V/2.5V |
| ZZ                    | Snooze Enable                             |



**PIN CONFIGURATION**  
**100-Pin TQFP**



**PIN DESCRIPTIONS**

|                            |  |
|----------------------------|--|
| A0, A1                     | Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus. |
| A                          | Synchronous Address Inputs   |
| CLK                        | Synchronous Clock  |
| ADV                        | Synchronous Burst Address Advance  |
| BW $\bar{a}$ -BW $\bar{d}$ | Synchronous Byte Write Enable  |
| WE                         | Write Enable   |
| CKE                        | Clock Enable   |
| Vss                        | Ground for Core  |
| NC                         | Not Connected  |

|                                  |   |
|----------------------------------|---|
| CE $\bar{1}$ , CE2, CE $\bar{2}$ | Synchronous Chip Enable                   |
| OE                               | Output Enable                             |
| DQa-DQd                          | Synchronous Data Input/Output             |
| DQPa-DQPd                        | Parity Data I/O                           |
| MODE                             | Burst Sequence Selection                  |
| VDD                              | +3.3V/2.5V Power Supply                   |
| VSS                              | Ground for output Buffer                  |
| VDDQ                             | Isolated Output Buffer Supply: +3.3V/2.5V |
| ZZ                               | Snooze Enable                             |

## STATE DIAGRAM



## SYNCHRONOUS TRUTH TABLE<sup>(1)</sup>

| Operation             | Address Used     | $\overline{CE}$ | CE2 | $\overline{CE2}$ | ADV | $\overline{WE}$ | $\overline{BW_x}$ | $\overline{OE}$ | $\overline{CKE}$ | CLK |
|-----------------------|------------------|-----------------|-----|------------------|-----|-----------------|-------------------|-----------------|------------------|-----|
| Not Selected          | N/A              | H               | X   | X                | L   | X               | X                 | X               | L                | ↑   |
| Not Selected          | N/A              | X               | L   | X                | L   | X               | X                 | X               | L                | ↑   |
| Not Selected          | N/A              | X               | X   | H                | L   | X               | X                 | X               | L                | ↑   |
| Not Selected Continue | N/A              | X               | X   | X                | H   | X               | X                 | X               | L                | ↑   |
| Begin Burst Read      | External Address | L               | H   | L                | L   | H               | X                 | L               | L                | ↑   |
| Continue Burst Read   | Next Address     | X               | X   | X                | H   | X               | X                 | L               | L                | ↑   |
| NOP/Dummy Read        | External Address | L               | H   | L                | L   | H               | X                 | H               | L                | ↑   |
| Dummy Read            | Next Address     | X               | X   | X                | H   | X               | X                 | H               | L                | ↑   |
| Begin Burst Write     | External Address | L               | H   | L                | L   | L               | L                 | X               | L                | ↑   |
| Continue Burst Write  | Next Address     | X               | X   | X                | H   | X               | L                 | X               | L                | ↑   |
| NOP/Write Abort       | N/A              | L               | H   | L                | L   | L               | H                 | X               | L                | ↑   |
| Write Abort           | Next Address     | X               | X   | X                | H   | X               | H                 | X               | L                | ↑   |
| Ignore Clock          | Current Address  | X               | X   | X                | X   | X               | X                 | X               | H                | ↑   |

### Notes:

- "X" means don't care.
- The rising edge of clock is symbolized by ↑
- A continue deselect cycle can only be entered if a deselect cycle is executed first.
- $\overline{WE} = L$  means Write operation in Write Truth Table.  
 $\overline{WE} = H$  means Read operation in Write Truth Table.
- Operation finally depends on status of asynchronous pins ( $\overline{ZZ}$  and  $\overline{OE}$ ).

### ASYNCHRONOUS TRUTH TABLE<sup>(1)</sup>

| Operation  | ZZ | $\overline{OE}$ | I/O STATUS  |
|------------|----|-----------------|-------------|
| Sleep Mode | H  | X               | High-Z      |
| Read       | L  | L               | DQ          |
|            | L  | H               | High-Z      |
| Write      | L  | X               | Din, High-Z |
| Deselected | L  | X               | High-Z      |

**Notes:**

1. X means "Don't Care".
2. For write cycles following read cycles, the output buffers must be disabled with  $\overline{OE}$ , otherwise data bus contention will occur.
3. Sleep Mode means power Sleep Mode where stand-by current does not depend on cycle time.
4. Deselected means power Sleep Mode where stand-by current depends on cycle time.

### WRITE TRUTH TABLE (x18)

| Operation       | $\overline{WE}$ | $\overline{Bw_a}$ | $\overline{Bw_b}$ |
|-----------------|-----------------|-------------------|-------------------|
| READ            | H               | X                 | X                 |
| WRITE BYTE a    | L               | L                 | H                 |
| WRITE BYTE b    | L               | H                 | L                 |
| WRITE ALL BYTES | L               | L                 | L                 |
| WRITE ABORT/NOP | L               | H                 | H                 |

**Notes:**

1. X means "Don't Care".
2. All inputs in this table must be setup and hold time around the rising edge of CLK.

**WRITE TRUTH TABLE** (x32/x36)

| Operation       | $\overline{WE}$ | $\overline{Bw_a}$ | $\overline{Bw_b}$ | $\overline{Bw_c}$ | $\overline{Bw_d}$ |
|-----------------|-----------------|-------------------|-------------------|-------------------|-------------------|
| READ            | H               | X                 | X                 | X                 | X                 |
| WRITE BYTE a    | L               | L                 | H                 | H                 | H                 |
| WRITE BYTE b    | L               | H                 | L                 | H                 | H                 |
| WRITE BYTE c    | L               | H                 | H                 | L                 | H                 |
| WRITE BYTE d    | L               | H                 | H                 | H                 | L                 |
| WRITE ALL BYTES | L               | L                 | L                 | L                 | L                 |
| WRITE ABORT/NOP | L               | H                 | H                 | H                 | H                 |


**Notes:**

1. X means "Don't Care".
2. All inputs in this table must be setup and hold time around the rising edge of CLK.

**INTERLEAVED BURST ADDRESS TABLE** (MODE = V<sub>DD</sub> or NC)

| External Address<br>A1 A0 | 1st Burst Address<br>A1 A0 | 2nd Burst Address<br>A1 A0 | 3rd Burst Address<br>A1 A0 |
|---------------------------|----------------------------|----------------------------|----------------------------|
| 00                        | 01                         | 10                         | 11                         |
| 01                        | 00                         | 11                         | 10                         |
| 10                        | 11                         | 00                         | 01                         |
| 11                        | 10                         | 01                         | 00                         |

**LINEAR BURST ADDRESS TABLE (MODE = V<sub>SS</sub>)**



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol                             | Parameter   | Value                          | Unit |
|------------------------------------|---|--------------------------------|------|
| T <sub>STG</sub>                   | Storage Temperature   | -65 to +150                    | °C   |
| P <sub>D</sub>                     | Power Dissipation   | 1.6                            | W    |
| I <sub>OUT</sub>                   | Output Current (per I/O)  | 100                            | mA   |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage Relative to V <sub>SS</sub> for I/O Pins                          | -0.5 to V <sub>DDQ</sub> + 0.5 | V    |
| V <sub>IN</sub>                    | Voltage Relative to V <sub>SS</sub> for<br>for Address and Control Inputs | -0.5 to 4.6                    | V    |

**Notes:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

**OPERATING RANGE (IS61NLPx)**

| Range      | Ambient Temperature | V <sub>DD</sub> | V <sub>DDQ</sub> |
|------------|---------------------|-----------------|------------------|
| Commercial | 0°C to +70°C        | 3.3V ± 5%       | 3.3V / 2.5V ± 5% |
| Industrial | -40°C to +85°C      | 3.3V ± 5%       | 3.3V / 2.5V ± 5% |

**OPERATING RANGE (IS61NVPx)**

| Range      | Ambient Temperature | V <sub>DD</sub> | V <sub>DDQ</sub> |
|------------|---------------------|-----------------|------------------|
| Commercial | 0°C to +70°C        | 2.5V ± 5%       | 2.5V ± 5%        |
| Industrial | -40°C to +85°C      | 2.5V ± 5%       | 2.5V ± 5%        |

**DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

| Symbol                         | Parameter              | Test Conditions  | 3.3V |                       | 2.5V |                       | Unit |
|--------------------------------|------------------------|--|------|-----------------------|------|-----------------------|------|
|                                |                        |  | Min. | Max.                  | Min. | Max.                  |      |
| V <sub>OH</sub>                | Output HIGH Voltage    | I <sub>OH</sub> = -4.0 mA (3.3V)<br>I <sub>OH</sub> = -1.0 mA (2.5V)         | 2.4  | —                     | 2.0  | —                     | V    |
| V <sub>OL</sub>                | Output LOW Voltage     | I <sub>OL</sub> = 8.0 mA (3.3V)<br>I <sub>OL</sub> = 1.0 mA (2.5V)           | —    | 0.4                   | —    | 0.4                   | V    |
| V <sub>IH</sub> <sup>(1)</sup> | Input HIGH Voltage     |  | 2.0  | V <sub>DD</sub> + 0.3 | 1.7  | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL</sub> <sup>(1)</sup> | Input LOW Voltage      |  | -0.3 | 0.8                   | -0.3 | 0.7                   | V    |
| I <sub>LI</sub>                | Input Leakage Current  | V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> <sup>(1)</sup>           | -5   | 5                     | -5   | 5                     | μA   |
| I <sub>LO</sub>                | Output Leakage Current | V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub> , OE = V <sub>IH</sub> | -5   | 5                     | -5   | 5                     | μA   |

**Note:**

1. Overshoot: V<sub>IH</sub> (AC) < V<sub>DD</sub> + 2.0V (Pulse width less than t<sub>kc</sub>/2). Undershoot: V<sub>IL</sub> (AC) > -2V (Pulse width less than t<sub>kc</sub>/2).

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

| Symbol           | Parameter                      | Test Conditions  | Temp. range                         | -250<br>MAX    |            | -200<br>MAX |            | Unit |
|------------------|--------------------------------|--|-------------------------------------|----------------|------------|-------------|------------|------|
|                  |                                |  |                                     | x18            | x32/x36    | x18         | x32/x36    |      |
| I <sub>CC</sub>  | AC Operating<br>Supply Current | Device Selected,<br>OE = V <sub>IH</sub> , ZZ ≤ V <sub>IL</sub> ,<br>All Inputs ≤ 0.2V or ≥ V <sub>DD</sub> - 0.2V,<br>Cycle Time ≥ t <sub>kc</sub> min. | Com.<br>Ind.                        | 225<br>250     | 225<br>250 | 200<br>210  | 200<br>210 | mA   |
| I <sub>SB</sub>  | Standby Current<br>TTL Input   | Device Deselected,<br>V <sub>DD</sub> = Max.,<br>All Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ,<br>ZZ ≤ V <sub>IL</sub> , f = Max.                  | Com.<br>Ind.                        | 90<br>100      | 90<br>100  | 90<br>100   | 90<br>100  | mA   |
| I <sub>SB1</sub> | Standby Current<br>CMOS Input  | Device Deselected,<br>V <sub>DD</sub> = Max.,<br>V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V or ≥ V <sub>DD</sub> - 0.2V<br>f = 0                           | Com.<br>Ind.<br>typ. <sup>(2)</sup> | 70<br>75<br>40 | 70<br>75   | 70<br>75    | 70<br>75   | mA   |
| I <sub>SB2</sub> | Sleep Mode                     | ZZ > V <sub>IH</sub>   | Com.<br>Ind.<br>typ. <sup>(2)</sup> | 30<br>35<br>20 | 30<br>35   | 30<br>35    | 30<br>35   | mA   |

**Note:**

- MODE pin has an internal pullup and should be tied to V<sub>DD</sub> or V<sub>SS</sub>. It exhibits ±100μA maximum leakage current when tied to ≤ V<sub>SS</sub> + 0.2V or ≥ V<sub>DD</sub> - 0.2V.
- Typical values are measured at V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 25°C and not 100% tested.

### CAPACITANCE<sup>(1,2)</sup>

| Symbol           | Parameter                | Conditions            | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | V <sub>IN</sub> = 0V  | 6    | pF   |
| C <sub>OUT</sub> | Input/Output Capacitance | V <sub>OUT</sub> = 0V | 8    | pF   |

**Notes:**

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>DD</sub> = 3.3V.

### 3.3V I/O AC TEST CONDITIONS

| Parameter                                   | Unit                |
|---|---------------------|
| Input Pulse Level                           | 0V to 3.0V          |
| Input Rise and Fall Times                   | 1.5 ns              |
| Input and Output Timing and Reference Level | 1.5V                |
| Output Load                                 | See Figures 1 and 2 |

### 3.3V I/O OUTPUT LOAD EQUIVALENT



Figure 1



Figure 2

## 2.5V I/O AC TEST CONDITIONS

| Parameter                                   | Unit                |
|---|---------------------|
| Input Pulse Level                           | 0V to 2.5V          |
| Input Rise and Fall Times                   | 1.5 ns              |
| Input and Output Timing and Reference Level | 1.25V               |
| Output Load                                 | See Figures 3 and 4 |

## 2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 3




Figure 4



**READ/WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

| Symbol                             | Parameter                       | -250 |      | -200 |      | Unit |
|------------------------------------|---------------------------------|------|------|------|------|------|
|                                    |                                 | Min. | Max. | Min. | Max. |      |
| fmax                               | Clock Frequency                 | —    | 250  | —    | 200  | MHz  |
| t <sub>kc</sub>                    | Cycle Time                      | 4.0  | —    | 5    | —    | ns   |
| t <sub>kh</sub>                    | Clock High Time                 | 1.7  | —    | 2    | —    | ns   |
| t <sub>kl</sub>                    | Clock Low Time                  | 1.7  | —    | 2    | —    | ns   |
| t <sub>kq</sub>                    | Clock Access Time               | —    | 2.6  | —    | 3.1  | ns   |
| t <sub>kqx</sub> <sup>(2)</sup>    | Clock High to Output Invalid    | 0.8  | —    | 1.5  | —    | ns   |
| t <sub>kqlz</sub> <sup>(2,3)</sup> | Clock High to Output Low-Z      | 0.8  | —    | 1    | —    | ns   |
| t <sub>kqhz</sub> <sup>(2,3)</sup> | Clock High to Output High-Z     | —    | 2.6  | —    | 3.0  | ns   |
| t <sub>oeq</sub>                   | Output Enable to Output Valid   | —    | 2.8  | —    | 3.1  | ns   |
| t <sub>oelz</sub> <sup>(2,3)</sup> | Output Enable to Output Low-Z   | 0    | —    | 0    | —    | ns   |
| t <sub>oehz</sub> <sup>(2,3)</sup> | Output Disable to Output High-Z | —    | 2.6  | —    | 3.0  | ns   |
| t <sub>as</sub>                    | Address Setup Time              | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>ws</sub>                    | Read/Write Setup Time           | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>ces</sub>                   | Chip Enable Setup Time          | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>se</sub>                    | Clock Enable Setup Time         | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>adv<sub>s</sub></sub>       | Address Advance Setup Time      | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>ds</sub>                    | Data Setup Time                 | 1.2  | —    | 1.4  | —    | ns   |
| t <sub>ah</sub>                    | Address Hold Time               | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>he</sub>                    | Clock Enable Hold Time          | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>wh</sub>                    | Write Hold Time                 | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>ceh</sub>                   | Chip Enable Hold Time           | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>adv<sub>h</sub></sub>       | Address Advance Hold Time       | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>dh</sub>                    | Data Hold Time                  | 0.3  | —    | 0.4  | —    | ns   |
| t <sub>pds</sub>                   | ZZ High to Power Down           | —    | 2    | —    | 2    | cyc  |
| t <sub>p<sub>us</sub></sub>        | ZZ Low to Power Down            | —    | 2    | —    | 2    | cyc  |

**Notes:**

1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.

### SLEEP MODE ELECTRICAL CHARACTERISTICS

| Symbol     | Parameter                         | Conditions       | Min. | Max. | Unit  |
|------------|-----------------------------------|------------------|------|------|-------|
| $I_{SB2}$  | Current during SLEEP MODE         | $ZZ \geq V_{IH}$ |      | 35   | mA    |
| $t_{PDS}$  | ZZ active to input ignored        |                  | 2    |      | cycle |
| $t_{PUS}$  | ZZ inactive to input sampled      |                  | 2    |      | cycle |
| $t_{ZZI}$  | ZZ active to SLEEP current        |                  | 2    |      | cycle |
| $t_{RZZI}$ | ZZ inactive to exit SLEEP current |                  | 0    |      | ns    |


### SLEEP MODE TIMING



## READ CYCLE TIMING



## WRITE CYCLE TIMING




### SINGLE READ/WRITE CYCLE TIMING



**CKE OPERATION TIMING**



## $\overline{\text{CE}}$ OPERATION TIMING





**ORDERING INFORMATION (V<sub>DD</sub> = 3.3V/V<sub>DDQ</sub> = 2.5V/3.3V)**  
**Commercial Range: 0°C to +70°C**

| Access Time    | Order Part Number   | Package  |
|----------------|---------------------|----------|
| <b>128Kx32</b> |                     |          |
| 250            | IS61NLP12832B-250TQ | 100 TQFP |
|                | IS61NLP12832B-250B3 | 165 PBGA |
|                | IS61NLP12832B-250B2 | 119 PBGA |
| 200            | IS61NLP12832B-200TQ | 100 TQFP |
|                | IS61NLP12832B-200B3 | 165 PBGA |
|                | IS61NLP12832B-200B2 | 119 PBGA |
| <b>128Kx36</b> |                     |          |
| 250            | IS61NLP12836B-250TQ | 100 TQFP |
|                | IS61NLP12836B-250B3 | 165 PBGA |
|                | IS61NLP12836B-250B2 | 119 PBGA |
| 200            | IS61NLP12836B-200TQ | 100 TQFP |
|                | IS61NLP12836B-200B3 | 165 PBGA |
|                | IS61NLP12836B-200B2 | 119 PBGA |
| <b>256Kx18</b> |                     |          |
| 250            | IS61NLP25618A-250TQ | 100 TQFP |
|                | IS61NLP25618A-250B3 | 165 PBGA |
|                | IS61NLP25618A-250B2 | 119 PBGA |
| 200            | IS61NLP25618A-200TQ | 100 TQFP |
|                | IS61NLP25618A-200B3 | 165 PBGA |
|                | IS61NLP25618A-200B2 | 119 PBGA |



**ORDERING INFORMATION ( $V_{DD} = 3.3V/V_{DDQ} = 2.5V/3.3V$ )**  
**Industrial Range: -40°C to +85°C**

| Access Time    | Order Part Number     | Package             |
|----------------|-----------------------|---------------------|
| <b>128Kx32</b> |                       |                     |
| 250            | IS61NLP12832B-250TQI  | 100 TQFP            |
|                | IS61NLP12832B-250B3I  | 165 PBGA            |
|                | IS61NLP12832B-250B2I  | 119 PBGA            |
| 200            | IS61NLP12832B-200TQI  | 100 TQFP            |
|                | IS61NLP12832B-200TQLI | 100 TQFP, Lead-free |
|                | IS61NLP12832B-200B3I  | 165 PBGA            |
|                | IS61NLP12832B-200B2I  | 119 PBGA            |
| <b>128Kx36</b> |                       |                     |
| 250            | IS61NLP12836B-250TQI  | 100 TQFP            |
|                | IS61NLP12836B-250B3I  | 165 PBGA            |
|                | IS61NLP12836B-250B2I  | 119 PBGA            |
| 200            | IS61NLP12836B-200TQI  | 100 TQFP            |
|                | IS61NLP12836B-200TQLI | 100 TQFP, Lead-free |
|                | IS61NLP12836B-200B3I  | 165 PBGA            |
|                | IS61NLP12836B-200B2I  | 119 PBGA            |
|                | IS61NLP12836B-200B2LI | 119 PBGA, Lead-free |
| <b>256Kx18</b> |                       |                     |
| 250            | IS61NLP25618A-250TQI  | 100 TQFP            |
|                | IS61NLP25618A-250B3I  | 165 PBGA            |
|                | IS61NLP25618A-250B2I  | 119 PBGA            |
| 200            | IS61NLP25618A-200TQI  | 100 TQFP            |
|                | IS61NLP25618A-200TQLI | 100 TQFP, Lead-free |
|                | IS61NLP25618A-200B3I  | 165 PBGA            |
|                | IS61NLP25618A-200B3LI | 165 PBGA, Lead-free |
|                | IS61NLP25618A-200B2I  | 119 PBGA            |



**ORDERING INFORMATION (V<sub>DD</sub> = 2.5V/V<sub>DDQ</sub> = 2.5V)**  
**Commercial Range: 0°C to +70°C**

| Access Time    | Order Part Number   | Package  |
|----------------|---------------------|----------|
| <b>128Kx36</b> |                     |          |
| 250            | IS61NVP12836B-250TQ | 100 TQFP |
|                | IS61NVP12836B-250B3 | 165 PBGA |
|                | IS61NVP12836B-250B2 | 119 PBGA |
| 200            | IS61NVP12836B-200TQ | 100 TQFP |
|                | IS61NVP12836B-200B3 | 165 PBGA |
|                | IS61NVP12836B-200B2 | 119 PBGA |
| <b>256Kx18</b> |                     |          |
| 250            | IS61NVP25618A-250TQ | 100 TQFP |
|                | IS61NVP25618A-250B3 | 165 PBGA |
|                | IS61NVP25618A-250B2 | 119 PBGA |
| 200            | IS61NVP25618A-200TQ | 100 TQFP |
|                | IS61NVP25618A-200B3 | 165 PBGA |
|                | IS61NVP25618A-200B2 | 119 PBGA |

**Industrial Range: -40°C to +85°C**

| Access Time    | Order Part Number    | Package  |
|----------------|----------------------|----------|
| <b>128Kx36</b> |                      |          |
| 250            | IS61NVP12836B-250TQI | 100 TQFP |
|                | IS61NVP12836B-250B3I | 165 PBGA |
|                | IS61NVP12836B-250B2I | 119 PBGA |
| 200            | IS61NVP12836B-200TQI | 100 TQFP |
|                | IS61NVP12836B-200B3I | 165 PBGA |
|                | IS61NVP12836B-200B2I | 119 PBGA |
| <b>256Kx18</b> |                      |          |
| 250            | IS61NVP25618A-250TQI | 100 TQFP |
|                | IS61NVP25618A-250B3I | 165 PBGA |
|                | IS61NVP25618A-250B2I | 119 PBGA |
| 200            | IS61NVP25618A-200TQI | 100 TQFP |
|                | IS61NVP25618A-200B3I | 165 PBGA |
|                | IS61NVP25618A-200B2I | 119 PBGA |

# PACKAGING INFORMATION

Plastic Ball Grid Array  
 Package Code: B (119-pin)



|              | MILLIMETERS |       | INCHES    |       |
|--------------|-------------|-------|-----------|-------|
| Sym.         | Min.        | Max.  | Min.      | Max.  |
| N0.<br>Leads | <b>119</b>  |       |           |       |
| A            | —           | 2.41  | —         | 0.095 |
| A1           | 0.50        | 0.70  | 0.020     | 0.028 |
| A2           | 0.80        | 1.00  | 0.032     | 0.039 |
| A3           | 1.30        | 1.70  | 0.051     | 0.067 |
| A4           | 0.56 BSC    |       | 0.022 BSC |       |
| b            | 0.60        | 0.90  | 0.024     | 0.035 |
| D            | 21.80       | 22.20 | 0.858     | 0.874 |
| D1           | 20.32 BSC   |       | 0.800 BSC |       |
| D2           | 19.40       | 19.60 | 0.764     | 0.772 |
| E            | 13.80       | 14.20 | 0.543     | 0.559 |
| E1           | 7.62 BSC    |       | 0.300 BSC |       |
| E2           | 11.90       | 12.10 | 0.469     | 0.476 |
| e            | 1.27 BSC    |       | 0.050 BSC |       |

**Notes:**

1. Controlling dimension: millimeters, unless otherwise specified.
2. BSC=Basic lead spacing between centers.
3. Dimensions D1 and E do not include mold flash protrusion and should be measured from the bottom of the package.
4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

**Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774**

Rev. B  
 02/12/03

# PACKAGING INFORMATION

## Ball Grid Array Package Code: B (165-pin)



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

# PACKAGING INFORMATION

TQFP (Thin Quad Flat Pack Package)  
Package Code: TQ



| Thin Quad Flat Pack (TQ) |             |       |            |       |           |             |            |        |     |
|--------------------------|-------------|-------|------------|-------|-----------|-------------|------------|--------|-----|
| Symbol                   | Millimeters |       | Inches     |       | Symbol    | Millimeters |            | Inches |     |
|                          | Min         | Max   | Min        | Max   |           | Min         | Max        | Min    | Max |
| Ref. Std.                |             |       |            |       |           |             |            |        |     |
| No. Leads (N)            | 100         |       |            |       | 128       |             |            |        |     |
| A                        | —           | 1.60  | —          | 0.063 | —         | 1.60        | —          | 0.063  |     |
| A1                       | 0.05        | 0.15  | 0.002      | 0.006 | 0.05      | 0.15        | 0.002      | 0.006  |     |
| A2                       | 1.35        | 1.45  | 0.053      | 0.057 | 1.35      | 1.45        | 0.053      | 0.057  |     |
| b                        | 0.22        | 0.38  | 0.009      | 0.015 | 0.17      | 0.27        | 0.007      | 0.011  |     |
| D                        | 21.90       | 22.10 | 0.862      | 0.870 | 21.80     | 22.20       | 0.858      | 0.874  |     |
| D1                       | 19.90       | 20.10 | 0.783      | 0.791 | 19.90     | 20.10       | 0.783      | 0.791  |     |
| E                        | 15.90       | 16.10 | 0.626      | 0.634 | 15.80     | 16.20       | 0.622      | 0.638  |     |
| E1                       | 13.90       | 14.10 | 0.547      | 0.555 | 13.90     | 14.10       | 0.547      | 0.555  |     |
| e                        | 0.65 BSC    |       | 0.026 BSC  |       | 0.50 BSC  |             | 0.020 BSC  |        |     |
| L                        | 0.45        | 0.75  | 0.018      | 0.030 | 0.45      | 0.75        | 0.018      | 0.030  |     |
| L1                       | 1.00 REF.   |       | 0.039 REF. |       | 1.00 REF. |             | 0.039 REF. |        |     |
| C                        | 0°          | 7°    | 0°         | 7°    | 0°        | 7°          | 0°         | 7°     |     |

**Notes:**

1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
3. Controlling dimension: millimeters.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.