



## **Features**

- RoHS lead-free-solder and lead-solder-exempted products are available.
- Class I equipment
- Extremly wide input voltage ranges from 8 to 385 VDC, and 85 to 264 VAC, 47 to 440 Hz
- Input over- and undervoltage lockout
- Adjustable output voltage with remote on/off
- 1 or 2 outputs: SELV, no load, overload, and shortcircuit proof
- Rectangular current limiting characteristic
- Immunity accord. to IEC 61000-4-2, -3, -4, -5, -6
- PCBs protected by lacquer
- Very high reliability

Safety according to IEC/EN 60950-1, UL/CSA 60950-1

 $\epsilon$ 



# **Description**

The S Series of DC-DC and AC-DC converters represents a broad and flexible range of power supplies for use in advanced electronic systems. Features include high efficiency, high reliability, low output voltage noise and excellent dynamic response to load/line changes. LS models can be powered by DC or AC with a wide-input frequency range (without PFC).

The converter inputs are protected against surges and transients. Input over- and undervoltage lockout circuitry disables the outputs, if the input voltage is outside of the specified range. Certain types include an inrush current limiter preventing circuit breakers and fuses from tripping at switchon.

All outputs are open- and short-circuit proof, and are protected against overvoltages by means of built-in suppressor diodes. The output can be inhibited by a logic signal applied to pin 18 (i). The inhibit function is not used, pin 18 must be connected with pin 14 to enable the outputs.

LED indicators display the status of the converter and allow for visual monitoring of the system at any time.

Full input-to-output, input-to-case, output-to-case, and output to output isolation is provided. The converters are designed, built, and safety-approved to the international safety standards IEC/EN 60950-1. They are particulary suitable for railway applications and comply with EN 50155 and EN 50121-2-3.

The case design allows operation at nominal load up to 71 °C in a free-air ambient temperature. If forced cooling is provided, the ambient temperature may exceed 71 °C, but the case temperature must remain below 95 °C under all conditions.

A temperature sensor generates an inhibit signal, which disables the outputs when the case temperature  $T<sub>C</sub>$  exceeds the limit. The outputs are automatically re-enabled, when the temperature drops below the limit.

Various options are available to adapt the converters to individual applications.

The converters may either be plugged into a 19" rack system according to IEC 60297-3, or be chassis mounted. They are ideally suited for Railway applications.

**Important**: For applications requiring compliance with IEC/EN 61000-3-2 (harmonic distortion), please use our LS4000 or LS5000 Series with incorporated power factor correction (PFC).

#### **Table of Contents** Page Page





<span id="page-1-0"></span>

# **Model Selection**

Non-standard input/output configurations or special customer adaptations are available on request.

*Table 1a: Models AS*



## *Table 1b: Models BS, FS, CS*

| Output 1                   |                       | Output 2                  |                          | <b>Input Voltage</b>                                   | Effic. <sup>1</sup> | <b>Input Voltage</b>  | Effic. <sup>1</sup> | <b>Input Voltage</b>                                    | Effic. <sup>1</sup> | <b>Options</b>     |
|----------------------------|-----------------------|---------------------------|--------------------------|--|---------------------|---|---------------------|---|---------------------|--------------------|
| $V_{\rm o\; nom}$<br>[VDC] | <i>l</i> o nom<br>[A] | $V_{\rm o\,nom}$<br>[VDC] | <i>l</i> onom<br>[A]     | $V_{\text{i min}} - V_{\text{i max}}$<br>$14 - 70$ VDC | $\eta_{min}$<br>[%] | $V_{\text{i min}} - V_{\text{i max}}$<br>$20 - 100 \text{ VDC}$ | $\eta_{min}$<br>[%] | $V_{\text{i min}} - V_{\text{i max}}$<br>$28 - 140$ VDC | $\eta_{min}$<br>[%] |                    |
| 5.1                        | 16                    |                           | —                        | <b>BS1001-7R</b>                                       | 77                  | FS1001-7R   | 77                  | CS1001-7R   | 77                  | $-9^4$ , $-9E^4$ . |
| 12                         | 8                     |                           | $\overline{\phantom{0}}$ | <b>BS1301-7R</b>                                       | 83                  | FS1301-7R   | 83                  | CS1301-7R   | 83                  | $P, D, V^2, T,$    |
| 15                         | 6.5                   |                           | —                        | <b>BS1501-7R</b>                                       | 85                  | FS1501-7R   | 84                  | CS1501-7R   | 84                  | B, B1, B27, G      |
| 24                         | 4.2                   |                           |                          | <b>BS1601-7R</b>                                       | 86                  | FS1601-7R   | 86                  | CS1601-7R   | 85                  |                    |
| 12                         | 4                     | 12 <sup>3</sup>           | 4                        | <b>BS2320-7R</b>                                       | 80                  | FS2320-7R   | 80                  | CS2320-7R   | 80                  |                    |
| 15                         | 3.2                   | 15 <sup>3</sup>           | 3.2                      | <b>BS2540-7R</b>                                       | 82                  | FS2540-7R   | 82                  | CS2540-7R   | 82                  |                    |
| 24                         | 2                     | $24^{3}$                  | 2                        | <b>BS2660-7R</b>                                       | 82                  | FS2660-7R   | 82                  | CS2660-7R   | 82                  |                    |

*Table 1c: Models DS, ES, LS*



<sup>1</sup> Min. efficiency at  $V_{i\text{ nom}}$ ,  $I_{o\text{ nom}}$  and  $T_A = 25$  °C. Typical values are approximately 2% better.

<sup>2</sup> Option V for models with 5.1 V outputs; excludes option D

<sup>3</sup> Second output semi-regulated

4 AS and BS models are available as -7 or -9, but without opt. E. The other models FS, CS, DS, ES, LS are available as -7 or -9E.

<sup>5</sup> Battery loader for 12 V batteries. *V*o is controlled by the battery temperature sensor (see *Accessories*) within 12.62 – 14.12 V. Options P, D, and V are not available.

<sup>6</sup> Battery loader for 24 V (and 48 V batteries with series-connected outputs). V<sub>o</sub> is controlled by the battery temperature sensor (see *Accessories*) within 25.25 – 28.25 V (50.5 – 56.5 V for 48 V batteries). Options P, D, and V are not available.

<sup>7</sup> For customer-specific models with 220 mm case length



# *S Series Data Sheet 100 Watt DC-DC and AC-DC Converters*

# **Part Number Description**





<sup>1</sup> Customer-specific models

<sup>2</sup> Option E is mandatory for all -9 models, except AS and BS.

<sup>3</sup> Feature R excludes option P and vice versa. Option P is not available for battery charger models.

<sup>4</sup> Option D excludes option V and vice versa; option V is available for models with 5.1 V single output only.

<sup>5</sup> G is always placed at the end of the part number

Example: CS2540-9ERD3T B1G: DC-DC converter, operating input voltage range 28 – 140 VDC, 2 electrically isolated outputs, each providing 15 V, 3.2 A, input current limiter E, control input R to adjust the output voltages, undervoltage monitor D3, current share feature T, cooling plate B1, and RoHS-compliant for all six substances.

# **Product Marking**

Basic type designation, applicable approval marks, CE mark, warnings, pin designation, patents and company logo, identification of LEDs, test sockets, and potentiometer.

Specific type designation, input voltage range, nominal output voltages and currents, degree of protection, batch no., serial no., and data code including production site, modification status, and date of production.

<span id="page-3-0"></span>

# **Functional Description**

The input voltage is fed via an input fuse, an input filter, a bridge rectifier (LS models only), and an inrush current limiter to the input capacitor *C*1. This capacitor sources a singletransistor forward converter with a special clamping circuit and provides the power during the hold-up time.

Each output is powered by a separate secondary winding of the main transformer. The resultant voltages are rectified and their ripple smoothed by a power choke and an output filter. The control logic senses the main output voltage  $V_{01}$  and generates, with respect to the maximum admissible output currents, the control signal for the switching transistor of the forward converter.

The second output of double-output models is tracking to the main output, but has its own current limiting circuit. If the main output voltage drops due to current limitation, the second output voltage will fall as well and vice versa.



## *Fig. 1*

*Block diagram of single-output converters*

- <sup>1</sup> Transient suppressor (VDR)
- <sup>2</sup> Suppressor diode (AS, BS, FS models)
- <sup>3</sup> For CS, DS, ES, LS: Either NTC (-7 models only) or option E
- <sup>4</sup> LS models only



## *Fig. 2*

*Block diagram of double-output models*

- <sup>1</sup> Transient suppressor (VDR)
- <sup>2</sup> Suppressor diode (AS, BS, FS models)<sup>3</sup> For CS, DS, FS, LS: Fither NTC (-7 mo
- For CS, DS, ES, LS: Either NTC (-7 models only) or option E
- <sup>4</sup> LS models only

<span id="page-4-0"></span>

# **Electrical Input Data**

## General Conditions

- $T_A = 25$ °C, unless  $T_C$  is specified.
- Pin 18 connected to pin 14,  $V_0$  adjusted to  $V_{\text{o nom}}$  (if option P); R input not connected.
- Sense line pins S+ and S– connected to Vo+ and Vo– respectively.

*Table 2a: Input data*



#### *Table 2b: Input data*



<sup>1</sup> Both outputs of double-output models are loaded with *I*o nom.

<sup>2</sup> Valid for -7 versions without option E (-9 versions exclude NTC). This is the nominal value at 25 °C and applies to cold converters at initial switch-on cycle. Subsequent switch-on/off cycles increase the inrush current peak value.

<sup>3</sup> For 1 s max.

<sup>4</sup> Nominal frequency range is 50 – 60 Hz. Operating frequency range is 47 – 440 Hz (440 Hz for 115 V mains). For frequencies ≥ 63 Hz, refer to *Installation Instructions*.



#### **Input Transient Protection**

A suppressor diode or a VDR (depending upon the input voltage range) together with the input fuse and a symmetrical input filter form an effective protection against high input transient voltages which, typically occur in most installations, but especially in battery-driven mobile applications.

Standard nominal battery voltages are: 12, 24, 36, 48, 60, 72, 110, and 220 V. Railway batteries are specified with a tolerance of  $-30\%$  to  $+25\%$ , with short excursions up to  $\pm 40\%$ .

In certain applications, additional surges according to RIA 12 are specified. The power supply must not switch off during these surges, and since their energy can practically not be absorbed, an extremely wide input range is required. The ES input range for 110 V batteries has been designed and tested to meet this requirement.

# **Input Fuse**

A fuse mounted inside the converter protects against severe defects. This fuse may not fully protect the converter, when the input voltage exceeds 200 VDC. In applications, where the converters operate at source voltages above 200 VDC, an external fuse or a circuit breaker at system level should be installed.

*Table 3: Fuse Specification*

| <b>Model</b> | <b>Fuse type</b> | Reference       | Rating        |
|--------------|------------------|-----------------|---------------|
| AS           | fast-blow $1$    | Little fuse 324 | 30 A, 125 V   |
| <b>BS</b>    | fast-blow $1$    | Little fuse 324 | 25 A. 125 V   |
| FS           | $slow-blow2$     | Schurter SPT    | 16 A. 250 V   |
| СS           | $slow-hlow2$     | Schurter SPT    | 12.5 A, 250 V |
| DS           | slow-blow $2$    | Schurter SPT    | 8 A, 250 V    |
| ES           | slow-blow $2$    | Schurter SPT    | 4 A. 250 V    |
| <b>LS</b>    | slow-blow $2$    | Schurter SPT    | 4 A. 250 V    |

<sup>1</sup> Fuse size  $6.3 \times 32$  mm <sup>2</sup> Fuse size  $5 \times 20$  mm



*Fig. 3*

*Typical inrush current versus time at*  $V_{i max}$ *, R<sub>ext</sub> = 0 Ω. For AS, BS, FS, and for application-related values, use the formula in this section to get realistic results.*

#### **Inrush Current Limitation**

The FS, CS, DS, ES, LS models incorporate an NTC resistor in the input circuitry, which at initial turn-on reduces the peak inrush current value by a factor of  $5 - 10$  such protecting connectors and switching devices from damage. Subsequent switch-on cycles within short periods will cause an increase of the peak inrush current value due to the warming-up of the NTC resistor. See also *Option E*.

The inrush current peak value (initial switch-on cycle) can be determined by following calculation; see also fig. 3:



*Fig. 4 Equivalent input ciruit*

# **Static Input Current Characteristic**





# **Reverse Polarity**

The converters (except LS models) are not protected against reverse polarity at the input to avoid unwanted power losses. In general, only the input fuse will trip.

LS models are fully protected by the built-in bridge rectifier.



# **Input Under-/Overvoltage Lockout**

If the input voltage remains below approx. 0.8  $V_{\text{i}}$  or exceeds approx. 1.1 *V*<sub>i max</sub>, an internally generated inhibit signal disables the output(s). When checking this function, the absolute maximum input voltage V<sub>i abs</sub> should be observed. Between *V*i min and the undervoltage lock-out level the output voltage may be below the value defined in table *Electrical Output data.*

#### **Hold-Up Time**



#### *Fig. 6a*

*Typical hold-up time th* versus relative DC input voltage. *V*i*/V*i min*. DC-DC converters require an external series diode in the input path, if other loads are connected to the same input supply lines.*



#### *Fig. 6b*

*Typical hold-up time th* versus relative AC input voltage (LS *models)*

<span id="page-7-0"></span>

# **Electrical Output Data**

General Conditions:

 $-T_A$  = 25 °C, unless  $T_C$  is specified.

– Pin 18 (i) connected to pin 14 (S– or Vo1–), R input not connected, *V*o adjusted to *V*o nom (option P),

– Sense line pins 12 (S+) and 14 (S–) connected to pins 4 (Vo1+) and 8 (Vo1–), respectively.

*Table 5: Output data of single-output models*



<sup>1</sup> If the output voltages are increased above V<sub>o nom</sub> through R-input control, option P setting, remote sensing or option T, the output currents should be reduced accordingly so that  $P_{\text{o nom}}$  is not exceeded.

<sup>2</sup> See *Output voltage regulation*

<sup>3</sup> Measured according to IEC/EN 61204 with a probe according to annex A

<sup>4</sup> For battery charger applications, a defined negative temperature coefficient can be provided by using a temperature sensor (see *Accessories)*, but we recommend choosing the special battery charger models.

<sup>5</sup> Especially designed for battery charging using the temperature sensor (see *Accessories*). *V*o is set to 12.84 V ±1% (R-input open) <sup>6</sup> See *Dynamic load regulation*

 $7$  Breakdown voltage of the incorporated suppressor diode (1 mA; 10 mA for 5 V output). Exceeding  $V_{O BR}$  is dangerous for the suppressor diode.

<sup>8</sup> LS models only (twice the input frequency)





*Table 6a: Output data of double-output models. General conditions as per table 5.*





- <sup>1</sup> Breakdown voltage of the incorporated suppressor diodes (1 mA). Exceeding *V*o BR is dangerous for the suppressor diodes.
- <sup>2</sup> If the output voltages are increased above *V*o nom via Rinput control, option P setting, remote sensing, or option T, the output currents should be reduced accordingly, so that  $P_{\text{o nom}}$  is not exceeded.
- <sup>3</sup> Measured according to IEC/EN 61204 with a probe annex A
- <sup>4</sup> See *Dynamic Load Regulation*
- <sup>5</sup> See *Output Voltage Regulation of Double-Output Models*
- <sup>6</sup> For battery charger applications, a defined negative temperature coefficient can be provided by using a temperature sensor; see *Accessories.*
- <sup>7</sup> Especially designed for battery charging using the battery temperature sensor; see *Accessories*. *V*<sub>01</sub> is set to 25.68 V ±1% (R-
- input open-circuit). <sup>8</sup> LS models only (twice the input frequency)



# **Thermal Considerations**

If a converter is located in free, quasi-stationary air (convection cooling) at the indicated maximum ambient temperature  $T_{A max}$ (see table *Temperature specifications)* and is operated at its nominal input voltage and output power, the temperature measured at the *Measuring point of case temperature T<sub>C</sub>* (see *Mechanical Data*) will approach the indicated value  $T_{C \max}$  after the warm-up phase. However, the relationship between  $T_A$  and  $T<sub>C</sub>$  depends heavily upon the conditions of operation and integration into a system. The thermal conditions are influenced by input voltage, output current, airflow, and temperature of surrounding components and surfaces. T<sub>A max</sub> is therefore, contrary to  $T_{\text{C max}}$ , an indicative value only.

**Caution:** The installer must ensure that under all operating conditions  $T<sub>C</sub>$  remains within the limits stated in the table *Temperature specifications.*

**Notes:** Sufficient forced cooling or an additional heat sink allows  $T_A$  to be higher than 71 °C (e.g., 85 °C), as long as  $T_{C \text{ max}}$  is not exceeded. Details are specified in fig.7



#### *Fig. 7*

*Output current derating versus temperature for -7 and -9 models.*

# **Thermal Protection**

A temperature sensor generates an internal inhibit signal, which disables the outputs, when the case temperature exceeds  $T_{\text{C max}}$ . The outputs automatically recover, when the temperature drops below this limit.

Continuous operation under simultaneous extreme worst-case conditions of the following three parameters should be avoided: Minimum input voltage, maximum output power, and maximum temperature.

# **Output Protection**

Each output is protected against overvoltages, which could occur due to a failure of the internal control circuit. Voltage suppressor diodes (which under worst case condition may become a short circuit) provide the required protection. The suppressor diodes are not designed to withstand externally applied overvoltages. Overload at any of the outputs will cause a shut-down of all outputs. A red LED indicates the overload condition.

**Note:**  $V_{\text{o BR}}$  is specified in *Electrical Output Data*. If this voltage is exceeded, the suppressor diode generates losses and may become a short circuit.

# **Parallel and Series Connection**

Single- or double-output models with equal output voltage can be connected in parallel using option T (current sharing). If the T pins are interconnected, all converters share the output current equally.

Single-output models and/or main and second outputs of double-output models can be connected in series with any other (similar) output.

#### **Notes:**

- Parallel connection of double-output models should always include both, main and second output to maintain good regulation.
- Not more than 5 converters should be connected in parallel.
- Series connection of second outputs without involving their main outputs should be avoided, as regulation may be poor.
- Models with a rated output voltage above 36 V need additional measures to comply with the requirements of SELV (Safe Extra Low Voltage).
- The maximum output current is limited by the output with the lowest current limitation, if several outputs are connected in series.

# **Output Voltage Regulation**

The following figures apply to single-output or double-output models with parallel-connected outputs.

![](_page_9_Figure_27.jpeg)

![](_page_9_Figure_28.jpeg)

*Output characteristic Vo versus Io (single-output models or double-output models with parallel-connected outputs).*

![](_page_10_Picture_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_10_Figure_2.jpeg)

# **Output Regulation of Double-Output Models**

Output 1 is under normal conditions regulated to  $V_{\text{o nom}}$ , independent of the output currents.

*V*o2 depends upon the load distribution. If both outputs are loaded with more than 10% of  $I_{\text{o nom}}$ , the deviation of  $V_{\text{o2}}$ remains within  $\pm 5\%$  of  $V_{o1}$ . The following 3 figures show the regulation depending on load distribution.

Two outputs of a double-output model connected in parallel behave like the output of a single-output model.

**Note:** If output 2 is not used, connect it in parallel with output 1! This ensures good regulation and efficiency.

![](_page_10_Figure_8.jpeg)

*Fig. 10 Models with 2 outputs 12 V: V*<sub>o2</sub> versus  $I_{o2}$  with various  $I_{o1}$  (typ)

![](_page_10_Figure_11.jpeg)

*Fig. 11 Models with 2 outputs 15 V: V*<sub>o2</sub> versus  $I_{02}$  with various  $I_{01}$  (typ)

![](_page_10_Figure_13.jpeg)

*Fig. 12 Models with 2 outputs 24 V: V*<sub>o2</sub> versus  $I_{02}$  with various  $I_{01}$  (typ)

<span id="page-11-0"></span>![](_page_11_Picture_0.jpeg)

# **Auxiliary Functions**

# **Inhibit for Remote On/Off**

The outputs may be enabled or disabled by means of a logic signal (TTL, CMOS, etc.) applied between the inhibit input i (pin 18) and pin 14 (S– or Vo1–). In systems with several converters, this feature can be used to control the activation sequence of the converters. If the inhibit function is not required, connect the inhibit pin 18 with pin 14!

**Note:** If pin 18 is not connected, the output is disabled.

![](_page_11_Figure_5.jpeg)

*Fig. 13 Definition of V*inh *and I*inh*.*

*Table 7: Inhibit characteristics*

|                  | Characteristic  |                   | <b>Conditions</b>                     | min                | typ | max    | Unit |
|------------------|-----------------|-------------------|---------------------------------------|--------------------|-----|--------|------|
| $V_{\sf inh}$    | Inhibit         | $V_0 = \text{on}$ | $V_{\text{i min}} - V_{\text{i max}}$ | $-50$              |     | 0.8    | ν    |
|                  | voltage         | $V_0 = off$       |                                       | 2.4                |     | 50     |      |
| $I_{\text{inh}}$ | Inhibit current |                   | $V_{inh} = 0$                         |                    |     | $-400$ | μA   |
| $t_{r}$          | Rise time       |                   |                                       | 30                 |     | ms     |      |
| $t_{\rm f}$      | Fall time       |                   |                                       | depending on $I_0$ |     |        |      |

![](_page_11_Figure_9.jpeg)

![](_page_11_Figure_10.jpeg)

![](_page_11_Figure_11.jpeg)

*Fig. 15 Output response as a function of inhibit control*

# **Sense Lines** (Single-Output Models)

**Important:** Sense lines must always be connected! Incorrectly connected sense lines may activate the overvoltage protection resulting in a permanent short-circuit of the output.

This feature allows for compensation of voltage drops across the connector contacts and if necessary, across the load lines. We recommend connecting the sense lines directly at the female connector.

To ensure correct operation, both sense lines (S+, S–) should be connected to their respective power outputs (Vo+ and Vo–), and the voltage difference between any sense line and its respective power output (as measured on the connector) should not exceed the following values:

![](_page_11_Picture_524.jpeg)

![](_page_11_Picture_525.jpeg)

# **Programmable Output Voltage** (R-Function)

As a standard feature, the converters offer an adjustable output voltage, identified by letter R in the type designation. The control input R (pin 16) accepts either a control voltage  $V_{\text{ext}}$  or a resistor  $R_{\text{ext}}$  to adjust the desired output voltage. When input R is not connected, the output voltage is set to  $V_0$ nom.

a) Adjustment by means of an **external control voltage**  $V_{ext}$ between pin 16 (R) and pin 14 (S–):

The control voltage range is  $0 - 2.75$  VDC and allows for an adjustment in the range of approximately  $0 - 110\%$  of  $V_{\text{o nom}}$ .

$$
V_{\text{ext}} \approx \frac{V_0}{V} \cdot 2.5 \text{ V}
$$

![](_page_11_Figure_25.jpeg)

*Fig. 16 Output voltage control for single-output models*

![](_page_12_Picture_0.jpeg)

![](_page_12_Picture_1.jpeg)

b) Adjustment by means of an **external resistor**:

Depending upon the value of the required output voltage, the resistor shall be connected

**either:** Between pin 16 and pin 14 to achieve an output voltage adjustment range of approximately 0 – 100% of  $V_{\text{o nom}}$ .

**or:** Between pin 16 and pin 12 to achieve an output voltage adjustment range of  $100 - 110\%$  of  $V_{\text{o nom}}$ .

#### **Warnings:**

- *V*ext shall never exceed 2.75 VDC.
- The value of  $R_{ext}$  shall never be less than the lowest value as indicated in table  $R'_{ext}$  (for  $V_0 > V_{0 \text{ nom}}$ ) to avoid damage to the converter!

#### **Notes**:

– The R-Function excludes option P (output voltage adjustment by potentiometer).

If the output voltages are increased above V<sub>o nom</sub> via R-input control, option P setting, remote sensing, or option T, the output currents should be reduced, so that  $P_{\text{o nom}}$  is not exceeded.

- With double-output models, the second output follows the voltage of the controlled main output.
- In case of parallel connection the output voltages should be individually set within a tolerance of  $1 - 2\%$ .

#### **Test Jacks**

Test jacks (pin diameter 2 mm) for measuring the main output voltage *V*<sub>o</sub> or *V*<sub>o1</sub> are located at the front of the converter. The

![](_page_12_Figure_16.jpeg)

![](_page_12_Figure_17.jpeg)

*Wiring of the R-input for output voltages 24 V, 30 V, or 48 V with both outputs in series. A ceramic capacitor (C*o*) across the load reduces ripple and spikes.*

positive test jack is protected by a series resistor (see: *Functional Description, block diagrams*).

The voltage measured at the test jacks is slightly lower than the value at the output terminals.

| $V_{\text{o nom}} = 5.1 \text{ V}$ |                    | $V_{\text{o nom}} = 12 \text{ V}$ |    |                    |                        | $V_{\text{o nom}} = 15 \text{ V}$ |                    | $V_{\text{o nom}} = 24$ V |    |                    |
|------------------------------------|--------------------|-----------------------------------|----|--------------------|------------------------|-----------------------------------|--------------------|---------------------------|----|--------------------|
| $V_0$ [V]                          | $R_{\rm ext}$ [kΩ] | $V_0$ [V] <sup>1</sup>            |    | $R_{\rm ext}$ [kΩ] | $V_0$ [V] <sup>1</sup> |                                   | $R_{\rm ext}$ [kΩ] | $V_o$ [V] <sup>1</sup>    |    | $R_{\rm ext}$ [kΩ] |
| 0.5                                | 0.432              | 2                                 | 4  | 0.806              | 2                      | 4                                 | 0.619              | 4                         | 8  | 0.806              |
| 1.0                                | 0.976              | 3                                 | 6  | 1.33               | 4                      | 8                                 | 1.47               | 6                         | 12 | 1.33               |
| 1.5                                | 1.65               | 4                                 | 8  | $\overline{2}$     | 6                      | 12                                | 2.67               | 8                         | 16 | 2.0                |
| 2.0                                | 2.61               | 5                                 | 10 | 2.87               | 8                      | 16                                | 4.53               | 10                        | 20 | 2.87               |
| 2.5                                | 3.83               | 6                                 | 12 | 4.02               | 9                      | 18                                | 6.04               | 12                        | 24 | 4.02               |
| 3.0                                | 5.76               |                                   | 14 | 5.62               | 10                     | 20                                | 8.06               | 14                        | 28 | 5.62               |
| 3.5                                | 8.66               | 8                                 | 16 | 8.06               | 11                     | 22                                | 11                 | 16                        | 32 | 8.06               |
| 4.0                                | 14.7               | 9                                 | 18 | 12.1               | 12                     | 24                                | 16.2               | 18                        | 36 | 12.1               |
| 4.5                                | 30.1               | 10                                | 20 | 20                 | 13                     | 26                                | 26.1               | 20                        | 40 | 20                 |
| 5.0                                | 200                | 11                                | 22 | 42.2               | 14                     | 28                                | 56.2               | 22                        | 44 | 44.2               |

*Table 8a: R*ext *for V*<sup>o</sup> *< V*o nom*; approximate values (V*i nom, *I*o nom*, series E 96 resistors); R'*ext *= not fitted*

*Table 8b: R'*ext *for V*<sup>o</sup> > *V*o nom*; approximate values (V*i nom*, I*o nom*, series E 96 resistors); R*ext *= not fitted*

![](_page_12_Picture_515.jpeg)

<sup>1</sup> First column:  $V_0$  or  $V_{01}$ ; second column: double-output models with series-connected outputs

![](_page_13_Picture_0.jpeg)

# **Display Status of LEDs**

![](_page_13_Figure_3.jpeg)

*Fig. 18 LED indicators*

#### **Battery Charging /Temperature Sensor**

All converters with an R-input are suitable for battery charger applications, but we recommend choosing the models especially designed for this application DK/LK1740 pr DK/ LK2740; see *Model Selection*.

For optimal battery charging and life expectancy of the battery an external temperature sensor can be connected to the Rinput. The sensor is mounted as close as possible to the battery and adjusts the output voltage accoring to the battery temperature.

Depending upon cell voltage and the temperature coefficient of the battery, different sensor types are available, see *Accessories*.

![](_page_13_Figure_9.jpeg)

![](_page_13_Figure_10.jpeg)

*LEDs* "*OK*"*,* "*i* " *and* "*I*o L" *status versus input voltage Conditions:*  $I_0 \le I_0$  nom,  $T_C \le T_C$  max,  $V_{inh} \le 0.8$  V *V*i uv *= undervoltage lock-out, V*i ov *= overvoltage lock-out*

*LEDs* "*OK*" *and* "*I*o L" *status versus output current Conditions:*  $V_{i \text{ min}} - V_{i \text{ max}}$ ,  $T_{C} \leq T_{C \text{ max}}$ ,  $V_{\text{inh}} \leq 0.8$  V

*LED* "*i " versus case temperature Conditions:*  $V_{i \text{ min}} - V_{i \text{ max}}$ ,  $I_0 \le I_0$  nom,  $V_{\text{inh}} \le 0.8$  V

*LED* "*i " versus V*inh *Conditions:*  $V_{\text{i min}} - V_{\text{i max}}$ ,  $I_0 \le I_{\text{o nom}}$ ,  $T_C \le T_{\text{c max}}$ 

![](_page_13_Figure_16.jpeg)

![](_page_13_Figure_17.jpeg)

*Trickle charge voltage versus temperature for defined temperature coefficient.* V<sub>o nom</sub> *is the output voltage with open R-input.*

<span id="page-14-0"></span>![](_page_14_Picture_1.jpeg)

# **Electromagnetic Compatibility (EMC)**

A metal oxide VDR together with the input fuse and an input filter form an effective protection against high input transient voltages, which typically occur in most installations. The converters have been successfully tested to the following specifications:

# **Electromagnetic Immunity**

*Table 9: Electromagnetic immunity (type tests)*

![](_page_14_Picture_385.jpeg)

 $1$  i = input, o = output, c = case

 $2 \text{ A}$  = normal operation, no deviation from specs.; B = normal operation, temporary loss of function or deviation from specs possible

<sup>3</sup> RIA 12 covers or exceeds IEC 60571-1 and EN 50155:1995. Surge D corresponds to EN 50155:2001, waveform A; surge G corresponds to EN 50155:2001, waveform B

<sup>4</sup> Only met with extended input voltage range of CK (for 48 V battery) and EK (for 110 V battery) types. These models are available on customer's request. Standard DK models (110 V battery) will not be damaged, but overvoltage lockout will occur during the surge. <sup>5</sup> Exceeds EN 50121-3-2:2006 table 9.3 and EN 50121-4:2006 table 1.4.

<sup>6</sup> Corresponds to EN 50121-3-2:2006 table 9.1 and exceeds EN 50121-4:2006 table 1.1. Valid for version V104 or higher.

<sup>7</sup> Corresponds to EN 50121-3-2:2006 table 9.2 and EN 50121-4:2006 table 1.2 (compliance with digital mobile phones).

<sup>8</sup> Corresponds to EN 50121-3-2:2006 table 7.2 and EN 50121-4:2006 table 2.2.

<sup>9</sup> Covers or exceeds EN 50121-3-2:2006 table 7.3 and EN 50121-4:2006 table 2.3.

<sup>10</sup> Corresponds to EN 50121-3-2:2006 table 7.1 and EN 50121-4:2006 table 3.1 (radio frequency common mode).

![](_page_15_Picture_0.jpeg)

# **Electromagnetic Emissions**

![](_page_15_Figure_3.jpeg)

*Fig. 21a*

*Typical conducted emissions (peak) at the positive input according to EN 55011/22, measured at V*i nom *and I*o nom *(CS1601-7R)*

![](_page_15_Figure_6.jpeg)

#### *Fig. 21b*

*Typical conducted emissions (peak) at the positive input according to EN 55011/22, measured at V*i nom *and I*o nom *(LS1301-7R).*

![](_page_15_Figure_9.jpeg)

![](_page_15_Figure_10.jpeg)

*Radiated emissions according to EN 55011/22, antenna 10 m distance, measured at V*i nom *and I*o nom *(CS1601-7R)*

![](_page_15_Figure_12.jpeg)

*Fig. 22b Radiated emissions according to EN 55011/22, antenna 10 m distance, measured at V*i nom *and I*o nom *(LS1301-7R)*

<span id="page-16-0"></span>![](_page_16_Picture_0.jpeg)

# **Immunity to Environmental Conditions**

*Table 10: Mechanical and climatic stress*

![](_page_16_Picture_312.jpeg)

# **Temperatures**

*Table 11: Temperature specifications, values given are for an air pressure of 800 – 1200 hPa (800 – 1200 mbar)*

![](_page_16_Picture_313.jpeg)

<sup>1</sup> Overtemperature lockout at  $T_{\rm C}$  > 95 °C

<sup>2</sup> Customer-specific models

# **Reliability and Device Hours**

*Table 12: MTBF calculated according to MIL-HDBK 217F*

![](_page_16_Picture_314.jpeg)

<sup>1</sup> Calculated according to MIL-HDBK-217F

<sup>2</sup> Statistic values, based on an average of 4300 working hours per year, over 3 years in general field use.

<span id="page-17-0"></span>![](_page_17_Picture_0.jpeg)

European Projection

⊕Ð

# **Mechanical Data**

Dimensions in mm. The converters are designed to be inserted into a 19" rack, 160 mm long, according to IEC 60297-3.

![](_page_17_Figure_4.jpeg)

*Fig. 23 Aluminium case S02 with heat sink; black finish (EP powder coated); weight approx. 1.25 kg*

#### **Notes:**

- d ≥ 15 mm, recommended minimum distance to next part in order to ensure proper air circulation at full output power.
- free air location: the converter should be mounted with fins in a vertical position to achieve maximum airflow through the heat sink.

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_18_Figure_3.jpeg)

*Option B1: Aluminium case S02 with small cooling plate; black finish (EP powder coated). Suitable for mounting with access from the backside. Total weight approx. 1.2 kg.*

![](_page_18_Figure_5.jpeg)

#### *Fig. 25 Option B: Aluminium case S02 with large cooling plate; black finish (EP powder coated). Suitable for front mounting. Total weight approx. 1.3 kg*

**Note:** Long case with option B2, elongated by 60 mm for 220 mm rack depth, is available on request. (No LEDs, no test jacks.)

European Projection

 $\oplus$ 

<span id="page-19-0"></span>![](_page_19_Picture_1.jpeg)

# **Safety and Installation Instructions**

# **Connector Pin Allocation**

The connector pin allocation table defines the electrical potentials and the physical pin positions on the H15 connector. The protective earth is connected by a leading pin (no. 24), ensuring that it makes contact with the female connector first.

![](_page_19_Figure_5.jpeg)

![](_page_19_Figure_6.jpeg)

![](_page_19_Picture_473.jpeg)

![](_page_19_Picture_474.jpeg)

<sup>1</sup> Not connected, if option P is fitted.

<sup>2</sup> Leading pin (pre-connecting)

<sup>3</sup> Option D excludes option V and vice versa. Pin 20 is not connected, unless option D or V is fitted.

<sup>4</sup> LS models

<sup>5</sup> Only connected, if option T is fitted.

#### **Installation Instructions**

**Note:** These converters have no power factor correction (PFC). The LS4000/5000 models are intended to replace the LS1000 and LS2000 converters in order to comply with IEC/EN 61000-3-2.

The converters are components, intended exclusively for inclusion within other equipment by an industrial assembly operation or by professional installers. Installation must strictly follow the national safety regulations in compliance with the enclosure, mounting, creepage, clearance, casualty, markings, and segregation requirements of the end-use application.

Connection to the system shall be made via the female connector H15; see *Accessories.* Other installation methods may not meet the safety requirements.

Pin no. 24  $(\oplus)$  is connected with the case. For safety reasons it is essential to connect this pin reliably to protective earth.

The input pins 30/32 (Vi– or  $L_{\nabla}$ ) are connected via a built-in fuse, which is designed to protect in the case of a converter failure. An additional external fuse, suitable for the application, might be necessary in the wiring to the other input 26/28 (Vi+ or  $N_{\overline{\infty}}$ ) or even to pins 30/32, particularly if:

- Local requirements demand an individual fuse in each source line
- Phase and neutral of the AC mains are not defined or cannot be assigned to the corresponding terminals.
- Neutral and earth impedance is high or undefined.

#### **Notes:**

- If the inhibit function is not used, pin no. 18 (i) should be connected with pin no. 14 to enable the output(s).
- Do not open the converter, or warranty will be invalidated.
- Due to high current values, the converters provide two internally parallel contacts for certain paths (pins 4/6, 8/10, 26/28 and 30/ 32). It is recommended to connect both female connector pins of each path in order to keep the voltage drop low and avoid excessive connector currents.
- If the second output of double-output models is not used, connect it parallel with the main output.

Make sure that there is sufficient airflow available for convection cooling and verifiy it by measuring the case temperature  $T_{\text{C}}$ , when the converter is installed and operated in the end-use application; see *Thermal Considerations.*

Ensure that a converter failure (e.g., an internal short-circuit) does not result in a hazardous condition.

#### **Standards and Approvals**

The converters are safety-approved to UL 60950-1, CSA 60950-1, IEC 60950-1, and EN 60950-1.

The converters correspond to Class I equipment and have been evaluated for:

- Building-in
- Basic insulation between input and case based on 250 VAC, and double or reinforced insulation between input and output(s)

![](_page_20_Picture_0.jpeg)

#### *Table 14: Isolation*

![](_page_20_Picture_284.jpeg)

<sup>1</sup> According to EN 50116 and IEC/EN 60950, subassemblies connecting input to output are pre-tested with 5.6 kVDC or 4 kVAC.

<sup>2</sup> Tested at 150 VDC

<sup>3</sup> Input to outputs: 6.4 mm

- Functional insulation between outputs
- Overvoltage category II
- Pollution degree 2 environment
- Max. altitude: 2000 m
- The converters fulfill the requirements of a fire enclosure.

The converters are subject to manufacturing surveillance in accordance with the above mentioned standards and ISO 9001:2000. A CB-scheme is available.

#### **Cleaning Agents**

In order to avoid possible damage, any penetration of cleaning fluids has to be prevented, since the power supplies are not hermetically sealed.

#### **Protection Degree**

Condition: Female connector fitted to the converter.

- IP 30: All models except those with option P, and except those with option D or V including a potentiometer.
- IP 20: All models fitted with option P, or with option D or V with potentiometer.

#### **Railway Applications**

The converters have been designed by observing the railway standards EN 50155, EN 50121-3-2, and EN 50121-4. All boards are coated with a protective lacquer.

#### **Isolation and Protective Earth**

The electric strength test is performed in the factory as routine test according to EN 50116 and IEC/EN 60950 and should not be repeated in the field. Power-One will not honor any warranty claims resulting from electric strength field tests. The resistance of the earth connection to the case (<0.1  $\Omega$ ) is tested as well.

## **Leakage Currents**

Leakage currents flow due to internal leakage capacitances and Y-capacitors. The current values are proportional to the supply voltage and are specified in the table below.

*Table 15: Earth leakage currents for LS models*

![](_page_20_Picture_285.jpeg)

## **LS Models Operated at Greater than 63 Hz**

Above 63 Hz, the earth leakage current may exceed 3.5 mA, the maximum value allowed in IEC 60950. Frequencies ≥ 350 Hz are only permitted with *V*<sub>i</sub> ≤200 VAC.

The built-in Y-caps are approved for ≤100 Hz. Safety approvals and CB scheme cover only 50 – 60 Hz.

![](_page_21_Picture_0.jpeg)

![](_page_21_Picture_1.jpeg)

#### **Safety of Operator-Accessible Output Circuits**

If the output circuit of a **DC-DC converter** is operatoraccessible, it shall be an SELV circuit according to the standard IEC 60950-1.

The following table shows some possible installation configurations, compliance with which causes the output circuit of the converter to be an SELV circuit according to IEC 60950-1 up to a configured output voltage (sum of nominal voltages if in series or +/– configuration) of 36 V.

However, it is the sole responsibility of the installer to assure the compliance with the rapplicable safety regulations.

![](_page_21_Figure_7.jpeg)

*Use earth connections as per the table below.*

*Fig. 27*

![](_page_21_Picture_318.jpeg)

![](_page_21_Picture_319.jpeg)

<sup>1</sup> The front end output voltage should match the specified input voltage range of the DC-DC converter.<br><sup>2</sup> Based on the maximum nominal output voltage from the front end

Based on the maximum nominal output voltage from the front end.

<sup>3</sup> The earth connection has to be provided by the installer according to the relevant safety standard, e.g. IEC/EN 60950-1.

<sup>4</sup> Earthing of the case is recommended, but not mandatory.

<span id="page-22-0"></span>![](_page_22_Picture_1.jpeg)

If the output circuit of an **AC-DC converter** is operatoraccessible, it shall be an SELV circuit accord. to IEC 60950-1.

The following table shows some possible installation configurations, compliance with which causes the output circuit of **LS models** to be SELV according to IEC 60950-1 up to a configured output voltage (sum of nominal voltages if in series or +/– configuration) of 36 V.

If the LS converter is used as DC-DC converter, refer to the previous section.

![](_page_22_Figure_5.jpeg)

*Fig. 28*

*Schematic safety concept. Use earth connection as per table 17. Use fuses if required by the application; see also Installation Instructions.*

![](_page_22_Picture_250.jpeg)

![](_page_22_Picture_251.jpeg)

1 The earth connection has to be provided by the installer according to the relevant safety standards, e.g. IEC/EN 60950.

# **Description of Options**

*Table 18: Survey of options*

![](_page_22_Picture_252.jpeg)

<sup>1</sup> Option D excludes option V and vice versa; option V only for 5.1 V outputs.<br><sup>2</sup> Option P is not available for battery charger models

Option P is not available for battery charger models.

# **-9 Extended Temperature Range**

Option -9 extends the operational ambient temperature range from  $-25$  to 71 °C (standard) to  $-40$  to 71 °C. The power supplies provide full nominal output power with convection cooling. Option -9 excludes inrush current limitation by NTC resistor.

![](_page_23_Picture_0.jpeg)

# **E Inrush Current Limitation**

CS/DS/ES/FS/LS models may be supplemented by an electronic circuit (option E) replacing the standard built-in NTC

![](_page_23_Figure_3.jpeg)

*Fig. 29 Block diagram of option E Current limiting resistance*  $R_v = R_s + R_i = 15 \Omega$ 

resistor) in order to achieve an enhanced inrush current limiting function. Option E is not available with AS/BS models, but mandatory for all CS/DS/ES/FS/LS models with option -9.

The figure below shows two consecutive peaks of the inrush current, the first one is caused by  $V_i/R_v$  and the second one by

*Table 19a: Inrush current at V*i nom *(DC supply) and I*o nom

|                   | <b>Characteristics</b>          | <b>FS</b> | <b>CS</b> | DS  | ES       | LS. | Unit |
|-------------------|---------------------------------|-----------|-----------|-----|----------|-----|------|
|                   | $V_{\text{inom}}$ Input voltage | 50        | 60        | 110 | 220      | 310 |      |
| $I_{\text{intr}}$ | Peak inrush current             | 17.5      | 6.5       |     | 7.4 14.6 | -21 |      |
| $t_{\text{inr}}$  | Inrush current duration   20    |           | 25        | 14  | 16       | 16  | ms   |

![](_page_23_Picture_477.jpeg)

![](_page_23_Picture_478.jpeg)

![](_page_23_Figure_11.jpeg)

*Fig. 30 Inrush current with option E (DC supply) 2 different wafe shapes depending on model*

depends on model, but the tables below show the higher of both peaks.

CS models fitted with option E and option D6 (input voltage monitor) meet the standard ETS 300132-2 for 48 VDC supplies. Option D6 is necessary to disable the converter at low input voltage, such avoiding an excessive input current. Connect output D (pin 20) with inhibit (pin 18).

Option D6 should be adjustded with the potentiometer to a threshold of 36 – 40.5 V for 48 V batteries and to 44 – 50 V for 60 V batteries. Refer also to the description of option D.

**Note:** Subsequent switch-on cycles at start-up are limited to max. 10 cycles during the first 20 seconds (cold converter) and then to max. 1 cycle every 8 s.

LS models powered by 230 VAC/ 50 Hz exhibit an inrush current as per the fig. below, when switched on at the peak of *V*<sub>i</sub>. In this case, the inrush current *I*<sub>inr p</sub> is 21.7 A and its duration *t*inr is 5 ms. This is the worst case.

If the LS converter is switched on in a different moment,  $I_{\text{in}r}$  is much lower, but  $t_{\text{inf}}$  rises up to 10 ms.

![](_page_23_Figure_20.jpeg)

*Fig. 31 Inrush current for LS models with option E (AC supply) V*i *= 230 VAC, f*i *= 50 Hz, P*o *= P*o nom

# **P Potentiometer**

A potentiometer provides an output voltage adjustment range of +10/–60% of  $V_{\text{onom}}$ . It is accessible through a hole in the front cover. Option P is not available for battery charger models and is not recommended for converters connected in parallel.

Option P excludes the R-function. With double-output models, both outputs are influenced by the potentiometer (doubling the voltage, if the outputs are connected in series).

**Note**: If the output voltages are increased above  $V_{\text{o nom}}$  via R input control, option P setting, remote sensing, or option T, the output current(s) should be reduced, so that  $P_{\text{o nom}}$  is not exceeded.

![](_page_24_Picture_0.jpeg)

# **T Current Sharing**

This option ensures that the output currents are approximately shared between the parallel-connected converters, hence increasing system reliability. To use this facility, simply interconnect the T pins of all converters and make sure that the reference for the T signal, pin 14 (S– or Vo1–), are also connected together. The load lines should have equal length and cross section to ensure equal voltage drops.

Not more than 5 converters should be connected in parallel. The R pins should be left open-circuit. If not, the output voltages must be individually adjusted prior to paralleling within 1 to 2% or the R pins should be connected together.

**Note**: Parallel connection of converters with option P is not recommended.

![](_page_24_Figure_6.jpeg)

#### *Fig.32*

*Example of poor wiring for parallel connection (unequal length of load lines)*

![](_page_24_Figure_9.jpeg)

Max. 5 converters in parallel connection

1 Lead lines should have equal length and cross

 section, and should run in the same cable loom. 2 Diodes recommended in redundant operation only

*Parallel connection of single-output models using option T with the sense lines connected at the load*

![](_page_24_Figure_15.jpeg)

Max. 5 converters in parallel connection

*Fig. 34*

*Parallel connection of double-output models with the outputs connected in series, using option T.*

*The signal at the T pins is referenced to Vo1–.*

# **D Undervoltage Monitor**

The input and/or output undervoltage monitor operates independently of the built-in input undervoltage lockout circuit. A logic "low" signal (output with self-conducting JFET) or "high" signal (NPN open-collector output) is generated at the D output (pin 20), when one of the monitored voltages drops below the preselected threshold level  $V_t$ . This signal is referenced to S–/Vo1–. The D output recovers, when the monitored voltages exceed  $V_t + V_h$ . The threshold levels  $V_t$  and *V*to are either adjusted by a potentiometer, accessible through a hole in the front cover, or adjusted in the factory to a fixed value specified by the customer.

Option D exists in various versions D0 – DD, as shown in table 21.

# **JFET output (D0 – D4):**

Pin D is internally connected via the drain-source path of a JFET (self-conducting type) to the negative potential of output 1.  $V_D \leq 0.4$  V (logic low) corresponds to a monitored voltage

![](_page_24_Figure_25.jpeg)

*Option D0 – D4: JFET output, I*<sub>D</sub> ≤ 2.5 mA

![](_page_25_Picture_0.jpeg)

![](_page_25_Picture_691.jpeg)

![](_page_25_Picture_692.jpeg)

<sup>1</sup> Threshold level adjustable by potentiometer; see Electrical Output Data for  $V_{o BR}$ .

<sup>2</sup> Fixed value. Tracking if  $V_0/V_{01}$  is adjusted via R-input, option P, or sense lines.

<sup>3</sup> The threshold level permanently adjusted according to customer specification ±2% at 25 °C. Any value within the specified range is basically possible, but causes a special type designation in addition to the standard option designations (D0/D9). See Electrical Output Data for  $V_{O BR}$ .

<sup>4</sup> Adjustment at  $I_{\text{o nom}}$ .

*Table 21: JFET output (D0 -- D4)*

| $V_{b}$ , $V_{o1}$ status      | D output, $V_D$                             |
|--------------------------------|---|
| $V_{h}$ or $V_{01} < V_{t}$    | l low, L, $V_D \le 0.4$ V at $I_D = 2.5$ mA |
| $V_b$ and $V_{o1} > V_t + V_h$ | high, H, $I_D$ ≤ 25 µA at $V_D$ = 5.25 V    |

level ( $V_i$  and/or  $V_{o1}$ ) < $V_t$ . The current  $I_D$  through the JFET should not exceed 2.5 mA. The JFET is protected by a 0.5 W Zener diode of 8.2 V against external overvoltages.

#### **NPN output (D5 – DD):**

Pin D is internally connected via the collector-emitter path of a NPN transistor to the negative potential of output 1.  $V_D < 0.4$  V

![](_page_25_Figure_13.jpeg)

*Fig. 36 Option D5 – DD: NPN output, V*<sub>o</sub>  $\leq$  40,  $I_D \leq 2.5$  mA

*Table 22: NPN output (D5* – *DD)*

![](_page_25_Picture_693.jpeg)

(logic low) corresponds to a monitored voltage level (*V*i and/or  $V_{01}$ ) >  $V_t$  +  $V_h$ . The current  $I_D$  through the open collector should not exceed 20 mA. The NPN output is not protected against external overvoltages. *V*<sub>D</sub> should not exceed 40 V.

#### **Threshold tolerances and hysteresis:**

If *V*i is monitored, the internal input voltage after the input filter is measured. Consequently this voltage differs from the voltage at the connector pins by the voltage drop ∆V<sub>ti</sub> across the input filter. The threshold levels of the D0 and D9 options are factory adjusted at nominal output current  $I_{\text{o nom}}$  and  $T_{\text{A}} =$ 25 °C. The value of ∆*V*<sub>ti</sub> depends upon input voltage range (CK, DK, ..), threshold level  $V_t$ , temperature, and input current. The input current is a function of the input voltage and the output power.

![](_page_25_Figure_20.jpeg)

*Fig. 37 Definition of V*<sub>ti</sub>, ∆*V*<sub>ti</sub> and ∆*V*<sub>hi</sub> (*JFET output*)

![](_page_26_Picture_0.jpeg)

# *Table 23: D-output logic signals*

![](_page_26_Picture_383.jpeg)

![](_page_26_Figure_4.jpeg)

*Fig. 38 Relationship between V<sub>i</sub>, V<sub>o</sub>, V<sub>D</sub>, V<sub>o</sub>/V<sub>o nom</sub> versus time* 

![](_page_27_Picture_0.jpeg)

![](_page_27_Picture_705.jpeg)

*Table 24: Option V: Factory potentiometer setting of V<sub>ti</sub> with resulting hold-up time* 

# **V ACFAIL signal (VME)**

Available for converters with  $V_{\text{o nom}} = 5.1 \text{ V}$  only.

This option defines an undervoltage monitoring circuit for the input or for the input and main output voltage ( 5.1 V) similar to option D and generates an ACFAIL signal (V signal), which conforms to the VME standard.

The low state level of the ACFAIL signal is specified at a sink current of  $I_V \le 48$  mA to  $V_V \le 0.6$  V (open-collector output of an NPN transistor). The pull-up resistor feeding the open-collector output should be placed on the VME back plane.

After the ACFAIL signal has gone low, the VME standard requires a hold-up time  $t<sub>h</sub>$  of at least 4 ms, before the 5.1 V output drops to 4.875 V, when the output is fully loaded. This hold-up time  $t<sub>h</sub>$  is provided by the internal input capacitance  $C<sub>i</sub>$ ; see tab. *Input Data*. Consequently the working input voltage and the threshold level  $V_{ti}$  should be adequately above  $V_{i,min}$  of the converter, so that enough energy is remaining in the input capacitance. If V<sub>i</sub> is below the required level, an external holdup capacitor  $(C<sub>i ext</sub>)$  should be added; refer to these formulas:

$$
V_{\text{t}} = \sqrt{\frac{2 \cdot P_{\text{o}} \cdot (t_{\text{h}} + 0.3 \text{ ms}) \cdot 100}{G_{\text{min}} \cdot \eta} + V_{\text{i}} \frac{1}{\text{min}}^2}
$$

$$
C_{\text{i ext}} = \frac{2 \cdot P_{\text{o}} \cdot (t_{\text{h}} + 0.3 \text{ ms}) \cdot 100}{\eta \cdot (V_{\text{t}}^2 - V_{\text{i}})^2} - C_{\text{i}} \frac{1}{\text{min}}}
$$

where as:

 $C_{\text{i min}}$  = internal input capacitance [mF]; see table 2

 $C_{i \text{ ext}}$  = external input capacitance [mF]

 $P_0$  = output power [W]

η = efficiency [%]

 $t<sub>h</sub>$  = hold-up time [ms]

 $V_{\text{i min}}$  = minimum input voltage [V] <sup>1</sup><br> $V_{\text{t}i}$  = threshold level [V]

= threshold level [V]

<sup>1</sup>  $V_{i \text{ min}}$  see *Electrical Input Data*. For output voltages  $V_{o} > V_{o \text{ nom}}$ , *V*<sub>i min</sub> increases proportionally to *V*<sub>o</sub>/*V*<sub>o nom</sub>.

**Note**: Option V2 and V3 can be adjusted by the potentiometer to a threshold level between  $V_{\text{i min}}$  and  $V_{\text{i max}}$ . A decoupling diode should be connected in series with the input of AS – FS converters to avoid the input capacitance being discharged through other loads connected to the same source voltage.

Option V operates independently of the built-in input undervoltage lockout circuit. A logic "low" signal is generated at pin 20, as soon as one of the monitored voltages drops below the preselected threshold level  $V_t$ . The return for this signal is S–. The V output recovers, when the monitored voltages exceed  $V_t + V_h$ . The threshold level  $V_t$  is either adjustable by a potentiometer, accessible through a hole in the front cover, or adjusted in the factory to a determined customer-specific value. Refer to table 25.

## **V output (V0, V2, V3):**

Pin V is internally connected to the open collector of an NPN transistor. The emitter is connected to S–.  $V_V \leq 0.6$  V (logic low) corresponds to a monitored voltage level (*V*i and/or *V*o)  $\langle V_t, I_V \rangle$  should not exceed 50 mA. The V output is not protected against external overvoltages:  $V_V$  should not exceed 60 V.

Threshold tolerances and hysteresis:

If *V*i is monitored, the internal input voltage is measured after the input filter. Consequently this voltage differs from the

*Table 26: NPN-output (V0, V2, V3)*

| $V_i$ , $V_o$ status           | V output, $V_v$                           |
|--------------------------------|---|
| $V_1$ or $V_{01} < V_1$        | low, L, $V_V \le 0.6$ V at $I_V = 50$ mA  |
| $V_1$ and $V_{01} > V_1 + V_h$ | high, H, $I_V \le 25$ µA at $V_V = 5.1$ V |

voltage at the connector pins by the voltage drop ∆*V*<sub>ti</sub> across the input filter. The threshold level of option V0 is adjusted in the factury at  $I_{\text{o nom}}$  and  $T_A = 25$  °C. The value of  $\Delta V_{\text{ti}}$  depends upon the input voltage range (AK, BK, etc.), threshold level V<sub>t</sub>, temperature, and input current. The input current is a function of input voltage and output power.

![](_page_27_Picture_706.jpeg)

*Table 25: Undervoltage monitor functions*

<sup>1</sup> Threshold level adjustable by potentiometer. <sup>2</sup> Fixed value between 95% and 98.5% of  $V_{o1}$  (tracking). <sup>3</sup> Adjusted at  $I_{o\,nom}$ 

<sup>4</sup> Fixed value, resistor-adjusted (±2% at 25°C) accord. to customer's specification; individual type number is determined by Power-One.

![](_page_28_Picture_0.jpeg)

#### Vo+ S–  $\sqrt{ }$ *V*<sup>V</sup> *I* V *R*p Input 11009a NPN open collector 20 14

*Fig. 40 Output configuration of options V0, V2 and V3 Fig. 41*

#### 3 5.1 V 4.875 V  $\Omega$ *V*<sup>i</sup> [VDC] 0  $V_{ti} + V_{hi}$ *V*ti Input voltage failure Switch-on cycle Input voltage sag Switch-on cycle and subsequent input voltage failure  $V_{\vee}$  high *V*V low  $V_{\vee}$  $\Omega$ *V*o  $V_{\vee}$  high *V*V low  $V_{\vee}$ 0 **V2** *V*i 4  $\overline{0}$ *V*V high *V*V low *V*V 3  $V_{ti} + V_{hi}$ *t* low min<sup>2</sup> *t* low min<sup>2</sup> *t*  $\frac{1}{1}$ low min<sup>2</sup>  $3 \tbinom{3}{2}$ 4 4 *V*V high *V*V low  $V_{\vee}$  $\overline{0}$ 3 *t*low min<sup>2</sup> *t*low min<sup>2</sup> *t*low min<sup>2</sup> *t*low min<sup>2</sup> *t*low min<sup>2</sup>  $t_{\text{low min}}$  $3 \t i \t j$ *t* h 1 2.0 V *t* h 1 4 3 4  $t_{\text{low min}}^2$ 5.1 V 4.875 V  $\Omega$  $V_{o}$ 2.0 V **Input voltage monitoring**<br>V2  $V_{\text{tot}}$ **Output voltage monitoring**  $11010a$ *t t t* <sup>1</sup> VME request: minimum 4 ms<br> $\frac{2}{t}$   $t = 40 - 200$  ms typ 80  $t_{\text{low min}} = 40 - 200 \text{ ms}, \text{ typ } 80 \text{ ms}$ <br>3 *N*, level not defined at *N*,  $\lt$  2.0 *N*  $\frac{3}{100}$  *V*<sub>V</sub> level not defined at  $V_0 < 2.0$  V<br> $\frac{4}{100}$  The V signal drops simultaneousl The V signal drops simultaneously with  $V<sub>o</sub>$ , if the pull-up resistor  $R_P$  is connected to Vo+; the V signal remains high if  $R_P$  is connected to an external source.

*V*V low

*V*V high

*V*<sup>V</sup>

*Definition of V<sub>ti</sub>, ∆V<sub>ti</sub> and V<sub>hi</sub>* 

# 11023a

*P*o = 0

*100 Watt DC-DC and AC-DC Converters*

 $\Delta V_{ti}$  *V*<sub>hi</sub> *V*<sub>hi</sub>

*V*ti

*P*o = *P*o nom

*P*o = 0

*S Series Data Sheet*

*Fig. 39 Relationship between V*b*, V*o*, V*D*, V*<sup>o</sup> */V*o nom *versus time*

Output voltage failure

 $\overline{0}$ 

*V*ti

*t*

*t*

*t*

*V*i

*P*o = *P*o nom

*t*

*t*

<span id="page-29-0"></span>![](_page_29_Picture_0.jpeg)

# **B, B1, B2 Cooling Plate**

Where a cooling surface is available, we recommend the use of a cooling plate instead of the standard heat sink. The mounting system should ensure that the maximum case temperature  $T_{\text{C max}}$  is not exceeded. The cooling capacity is calculated by (η see *Model Selection)*:

$$
P_{\text{Loss}} = \frac{(100\% - \eta)}{\eta} \cdot V_0 \cdot I_0
$$

For the dimensions of the cooling plates, see *Mechanical Data*.

Option B2 is for customer-specific models with elongated case (for 220 mm DIN-rack depth).

# **G Compliance with RoHS**

RoHS compliant for all six substances. G is always the last character of the type desigation.

# **Accessories**

A variety of electrical and mechanical accessories are available including:

- Front panels for 19" DIN-rack: Schroff 12 TE /3U [G12-S] and 12 TE /6U [KitG12-6HE-S, HZZ00833], or Intermas 12 TE /3U [F12-S]
- Mating H15 connectors with screw, solder, faston or pressfit terminals.
- Coding clips for connector coding [HZZ00202]
- Connector retention clips (2x) [HZZ01209]
- Connector retention brackets CRB HKMS [HZZ01216]

![](_page_29_Picture_16.jpeg)

*H15 (and H15S4) female connectors with* code key system

![](_page_29_Picture_18.jpeg)

*Different front panels*

![](_page_29_Picture_20.jpeg)

*Connector retention clip*

![](_page_29_Picture_21.jpeg)

*Connector retention brackets CRB HKMS*

![](_page_30_Picture_1.jpeg)

- Cable connector housing (cable hood) KSG-H15/H15S4 [HZZ00141] as screw version. Also available as retention clip version KSG-H15/H15S4-V [HZZ00142], or as a fully metallic housing.
- DIN-rail mounting assembly DMB-K/S [HZZ0615]
- Wall-mounting plate K02 [HZZ01213] for option B1
- Additional external input and output filters
- Different battery sensors [S-KSMH...] for using the converter as a battery charger. Different cell characteristics can be selected; see *Battery Charging/Temperature Sensors*

![](_page_30_Picture_7.jpeg)

![](_page_30_Picture_8.jpeg)

*Metallic cable hood providing fire protection*

![](_page_30_Picture_10.jpeg)

*Wall-mounting plate*

![](_page_30_Picture_13.jpeg)

*Mounting bracket CMB-S*

![](_page_30_Picture_15.jpeg)

*DIN-rail mounting assembly DMB-K/S*

![](_page_30_Picture_17.jpeg)

![](_page_30_Figure_18.jpeg)

other cable lengths on request

*MOUNTINGPLATE-K02 Battery temperature sensor*

NUCLEAR AND MEDICAL APPLICATIONS - Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

![](_page_31_Picture_0.jpeg)

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

![](_page_31_Picture_19.jpeg)

# **Как с нами связаться**

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru) **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.