NB7V72M

1.8V / 2.5V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer/Translator

Multi−Level Inputs w/ Internal Termination

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



QFN−16
MN SUFFIX
CASE 485G

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package
(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

Description

The NB7V72M is a high bandwidth, low voltage, fully differential 2 x 2 crosspoint switch with CML outputs. The NB7V72M design is optimized for low skew and minimal jitter as it produces two identical copies of Clock or Data operating up to 5 GHz or 6.5 Gb/s, respectively. As such, the NB7V72M is ideal for SONET, GigE, Fiber Channel, Backplane and other clock/data distribution applications. The differential IN/$\overline{\text{IN}}$ inputs incorporate internal 50 Ω termination resistors and will accept LVPECL, CML, or LVDS logic levels (see Figure 10). The 16 mA differential CML outputs provide matching internal 50 Ω terminations and produce 400 mV output swings when externally terminated with a 50 Ω resistor to V_{CC} (see Figure 11). The NB7V72M is the 1.8 V/2.5 V CML version of the NB7L72M and is offered in a low profile 3x3 mm 16−pin QFN package. Application notes, models, and support documentation are available at www.onsemi.com.

The NB7V72M is a member of the GigaComm™ family of high performance clock products.

Features

- Maximum Input Data Rate > 6.5 Gb/s
- Data Dependent Jitter < 15 ps pk−pk
- Maximum Input Clock Frequency > 5 GHz
- Random Clock Jitter < 0.8 ps RMS, Max
- 150 ps Typical Propagation Delay
- 30ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV peak−to−peak, typical
- Operating Range: V_{CC} = 1.71 V to 2.625 V with GND = 0 V
- Internal 50 Ω Input Termination Resistors
- QFN−16 Package, 3mm x 3mm
- −40°C to +85°C Ambient Operating Temperature
- These are Pb−Free Devices



Figure 1. Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



Figure 2. Pin Configuration (Top View)

Table 1. INPUT/OUTPUT SELECT TRUTH TABLE

SEL0*	SEL1*	Q0	Q1
L	L	IN0	IN0
L	H	IN0	IN1
H	L	IN1	IN0
H	H	IN1	IN1

*Defaults HIGH when left open

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description
1	IN0	LVPECL, CML, LVDS Input	Noninverted Differential Input. (Note 1)
2	$\overline{IN0}$	LVPECL, CML, LVDS Input	Inverted Differential Input. (Note 1)
3	$\overline{IN1}$	LVPECL, CML, LVDS Input	Inverted Differential Input. (Note 1)
4	IN1	LVPECL, CML, LVDS Input	Noninverted Differential Input. (Note 1)
5	VT1	–	Internal 50 Ω Termination Pin for IN1 and $\overline{IN1}$
6	SEL1	LVCMOS Input	Input Select logic pin for IN0 or IN1 Inputs to Q1 output. See Table 1, Input/Output Select Truth Table; pin defaults HIGH when left open.
7	GND		Negative Supply Voltage
8	VCC	–	Positive Supply Voltage
9	Q1	CML Output	Noninverted Differential Output. (Note 1)
10	$\overline{Q1}$	CML Output	Inverted Differential Output. (Note 1)
11	$\overline{Q0}$	CML Output	Inverted Differential Output. (Note 1)
12	Q0	CML Output	Noninverted Differential Output. (Note 1)
13	VCC	–	Positive Supply Voltage
14	GND	–	Negative Supply Voltage
15	SEL0	LVCMOS Input	Input Select logic pin for IN0 or IN1 Inputs to Q0 output. See Table 1, Input/Output Select Truth Table; pin defaults HIGH when left open.
16	VT0	–	Internal 50 Ω Termination Pin for IN0 and $\overline{IN0}$
–	EP	–	The Exposed Pad (EP) on the QFN−16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat−sinking conduit. The pad is electrically connected to the die, and is recommended to be electrically and thermally connected to GND on the PC board.

1. In the differential configuration when the input termination pins (VT0, VT1) are connected to a common termination voltage or left open, and if no signal is applied on INx/$\overline{INx}$ input, then the device will be susceptible to self−oscillation.
2. All VCC and GND pins must be externally connected to a power supply for proper operation.

Table 3. ATTRIBUTES

Characteristics		Value
ESD Protection	Human Body Model Machine Model	> 4 kV > 200 V
R_{PU} – Input Pullup Resistor		75kΩ
Moisture Sensitivity	16–QFN	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count		210
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test		

For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V_{CC}	Positive Power Supply	GND = 0 V		3.0	V
V_{IN}	Positive Input Voltage	GND = 0 V		–0.5 to V_{CC} +0.5	V
V_{INPP}	Differential Input Voltage |IN – $\overline{IN}$|			1.89	V
I_{IN}	Input Current Through R_T (50 Ω Resistor)			±40	mA
T_A	Operating Temperature Range			–40 to +85	°C
T_{stg}	Storage Temperature Range			–65 to +150	°C
θ_{JA}	Thermal Resistance (Junction–to–Ambient) (Note 3)	0 lfpm 500 lfpm	QFN–16 QFN–16	42 35	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction–to–Case) (Note 3)		QFN–16	4	°C/W
T_{sol}	Wave Solder Pb–Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, Multi−Level Inputs V_{CC} = 1.71 V to 2.625 V, GND = 0 V, T_A = −40°C to +85°C (Note 4)

Symbol	Characteristic		Min	Typ	Max	Unit
POWER SUPPLY CURRENT						
I_{CC}	Power Supply Current (Inputs and Outputs Open)	V_{CC} = 2.5 V V_{CC} = 1.8 V	120 80	145 110	170 140	mA
CML OUTPUTS						
V_{OH}	Output HIGH Voltage (Note 5)	V_{CC} = 2.5 V V_{CC} = 1.8 V	V_{CC} − 40 2460 1760	V_{CC} − 20 2480 1780	V_{CC} 2500 1800	mV
V_{OL}	Output LOW Voltage (Note 5)	V_{CC} = 2.5 V V_{CC} = 1.8 V	V_{CC} − 650 1850 1150	V_{CC} − 400 2100 1400	V_{CC} − 300 2200 1500	mV
DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE−ENDED (Note 6) (Figures 5 and 7)						
V_{th}	Input Threshold Reference Voltage Range (Note 7)		1050		V_{CC} − 100	mV
V_{IH}	Single−Ended Input HIGH Voltage		V_{th} + 100		V_{CC}	mV
V_{IL}	Single−Ended Input LOW Voltage		GND		V_{th} − 100	mV
V_{ISE}	Single−Ended Input Voltage (V_{IH} − V_{IL})		200		V_{CC} − GND	mV
DIFFERENTIAL DATA/CLOCK INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 8) (Note 8)						
V_{IHD}	Differential Input HIGH Voltage (INn, $\overline{INn}$)		1100		V_{CC}	mV
V_{ILD}	Differential Input LOW Voltage (INn, $\overline{INn}$)		GND		V_{CC} − 100	mV
V_{ID}	Differential Input Voltage (INn, $\overline{INn}$) (V_{IHD} − V_{ILD})		100		1200	mV
V_{CMR}	Input Common Mode Range (Differential Configuration, Note 9) (Figure 9)		1050		V_{CC} − 50	mV
I_{IH}	Input HIGH Current INn, $\overline{INn}$ (VTIN/$\overline{VTIN}$ Open)		−150		150	μA
I_{IL}	Input LOW Current INn, $\overline{INn}$ (VTIN/$\overline{VTIN}$ Open)		−150		150	μA
CONTROL INPUTS (SEL0, SEL1)						
V_{IH}	Input HIGH Voltage for Control Pins		V_{CC} x 0.65		V_{CC}	mV
V_{IL}	Input LOW Voltage for Control Pins		GND		V_{CC} x 0.35	mV
I_{IH}	Input HIGH Current		−150	20	150	μA
I_{IL}	Input LOW Current		−150	5	150	μA
TERMINATION RESISTORS						
R_{TIN}	Internal Input Termination Resistor		40	50	60	Ω
R_{TOUT}	Internal Output Termination Resistor		40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Input and output parameters vary 1:1 with V_{CC}.
5. CML outputs loaded with 50 Ω to V_{CC} for proper operation.
6. V_{th}, V_{IH}, $V_{IL,}$, and V_{ISE} parameters must be complied with simultaneously.
7. V_{th} is applied to the complementary input when operating in single−ended mode.
8. V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.
9. V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS V_{CC} = 1.71 V to 2.625 V; GND = 0 V; T_A = −40°C to 85°C (Note 10)

Symbol	Characteristic		Min	Typ	Max	Unit
f_{MAX}	Maximum Input Clock Frequency	V_{CC} = 2.5 V V_{CC} = 1.8 V	5 4.5			GHz
$f_{DATAMAX}$	Maximum Operating Data Rate (PRBS23)		6.5			Gbps
V_{OUTPP}	Output Voltage Amplitude (@ $V_{INPPmin}$) fin ≤ 5 GHz (See Figures 3 and 10, Note 11)		200	400		mV
t_{PLH}, t_{PHL}	Propagation Delay to Differential Outputs, @ 1GHz, Measured at Differential Cross−point	INn/I$\overline{\text{INn}}$ to Qn/$\overline{\text{Qn}}$	110	150	200	ps
t_{PLH} TC	Propagation Delay Temperature Coefficient			50		Δfs/°C
t_{SKEW}	Output−to−Output Skew (within device) (Note 12) Device−to−Device Skew ($t_{pdmax} - t_{pdmin}$)				30 50	ps
t_{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} \leq$ 5GHz		45	50	55	%
t_{jitter}	RJ − Output Random Jitter (Note 13) $f_{in} \leq$ 5 GHz DJ − Deterministic Jitter (Note 14) ≤9 Gbps			0.5	0.8 10	ps RMS ps pk−pk
V_{INPP}	Input Voltage Swing (Differential Configuration) (Note 15)		100		1200	mV
t_r, t_f	Output Rise/Fall Times @ 1 GHz (20% − 80%), Qn, $\overline{\text{Qn}}$		20	30	50	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. Measured using a 400 mV source, 50% duty cycle clock source. All output loading with external 50 Ω to V_{CC}. Input edge rates ≥40 ps (20% − 80%).
11. Output voltage swing is a single−ended measurement operating in differential mode.
12. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross−point of the inputs to the cross−point of the outputs.
13. Additive RMS jitter with 50% duty cycle clock signal.
14. Additive Peak−to−Peak data dependent jitter with input NRZ data at PRBS23.
15. Input voltage swing is a single−ended measurement operating in differential mode.



Figure 3. CLOCK Output Voltage Amplitude (V_{OUTPP}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typ)



Figure 4. Input Structure



Figure 5. Differential Input Driven Single−Ended



Figure 6. Differential Inputs Driven Differentially



Figure 7. V_{th} Diagram



Figure 8. Differential Inputs Driven Differentially



Figure 9. V_{CMR} Diagram



Figure 10. AC Reference Measurement



Figure 11. Typical CML Output Structure and Termination



Figure 12. Typical Termination for CML Output Driver and Device Evaluation



Figure 13. LVPECL Interface



Figure 14. LVDS Interface



Figure 15. Standard 50 Ω Load CML Interface



Figure 16. Capacitor−Coupled Differential Interface (VT Connected to External V_{REFAC})

*V_{REFAC} bypassed to ground with a 0.01 μF capacitor

ORDERING INFORMATION

Device	Package	Shipping†
NB7V72MMNG	QFN−16 (Pb−free)	123 Units / Rail
NB7V72MMNHTBG	QFN−16 (Pb−free)	100 / Tape & Reel
NB7V72MMNTXG	QFN−16 (Pb−free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

16 PIN QFN
CASE 485G−01
ISSUE D



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. L_{max} CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG

	MILLIMETERS	
DIM	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.18	0.30
D	3.00 BSC	
D2	1.65	1.85
E	3.00 BSC	
E2	1.65	1.85
e	0.50 BSC	
K	0.18 TYP	
L	0.30	0.50
L1	0.00	0.15



SOLDERING FOOTPRINT*



*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)
Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.