

# **JESD204B Intel® FPGA IP User Guide**

Updated for Intel® Quartus® Prime Design Suite: **19.4**

IP Version: **19.2.0**





# **Contents**











# <span id="page-3-0"></span>**1. JESD204B IP Quick Reference**

The JESD204B Intel FPGA IP is a high-speed point-to-point serial interface intellectual property (IP).

*Note:* For system requirements and installation instructions, refer to *Intel FPGA Software Installation & Licensing*.

#### **Table 1. Brief Information About the JESD204B IP**



Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



*1. JESD204B IP Quick Reference* **UG-01142 | 2020.03.03**





#### **Related Information**

- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) Provides information about design examples for Arria V, Cyclone V, Stratix V, and Intel Arria 10 devices using Intel Quartus Prime Standard Edition software.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#sss1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#sss1463109633056)
- [JESD204B Intel Cyclone 10 GX FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#sss1463109633056)
- [JESD204B Intel Agilex FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/cri1568689328673.html#lct1568701104461)
- [Intel FPGA Software Installation and Licensing](https://www.intel.com/content/www/us/en/programmable/documentation/esc1425946071433.html#mwh1410890903900)
- [JESD204B IP Core Release Notes](https://www.intel.com/content/www/us/en/programmable/documentation/hco1421698042087.html#hco1421697842482)
- [Errata for JESD204B IP Core in the Knowledge Base](http://www.altera.com/support/kdb/kdb-browse.jsp?keyword=jesd204b_ki)
- [AN803: Implementing ADC-Intel Arria 10 Multi-Link Design with JESD204B RX IP](https://www.intel.com/content/www/us/en/programmable/documentation/ubc1487660980139.html#sbo1487664672748) [Core](https://www.intel.com/content/www/us/en/programmable/documentation/ubc1487660980139.html#sbo1487664672748)
- [AN804: Implementing ADC-Intel Stratix 10 Multi-Link Design with JESD204B RX IP](https://www.intel.com/content/www/us/en/programmable/documentation/hzl1488183220507.html#sbo1487664672748) [Core](https://www.intel.com/content/www/us/en/programmable/documentation/hzl1488183220507.html#sbo1487664672748)
- [JESD204B Intel FPGA IP User Guide Archives](#page-168-0) on page 169 Provides a list of user guides for previous versions of the JESD204B IP core.





# <span id="page-5-0"></span>**2. About the JESD204B Intel FPGA IP**

The JESD204B Intel FPGA IP is a high-speed point-to-point serial interface for digitalto-analog (DAC) or analog-to-digital (ADC) converters to transfer data to FPGA devices. This unidirectional serial interface runs at a maximum data rate of 17.4 Gbps. This protocol offers higher bandwidth, low I/O count and supports scalability in both number of lanes and data rates. The JESD204B Intel FPGA IP addresses multi-device synchronization by introducing Subclass 1 and Subclass 2 to achieve deterministic latency.

*Note:* The full product name, JESD204B Intel FPGA IP, is shortened to JESD204B IP in this document.

The JESD204B IP incorporates:

- Media access control (MAC)—data link layer (DLL) block that controls the link states and character replacement.
- Physical layer (PHY)—physical coding sublayer (PCS) and physical media attachment (PMA) block.

The JESD204B IP does not incorporate the Transport Layer (TL) that controls the frame assembly and disassembly. The TL and test components are provided as part of a design example component where you can customize the design for different converter devices.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





### **Figure 1. Typical System Application for JESD204B IP**

The JESD204B IP uses the Avalon-ST source and sink interfaces, with unidirectional flow of data, to transmit and receive data on the FPGA fabric interface.



Key features of the JESD204B IP:

- Data rate of up to 19.2 Gbps (characterization up to 12.5 G)
- Run-time JESD204B parameter configuration (L, M, F, S, N, K, CS, CF)
- MAC and PHY partitioning for portability
- Subclass 0 mode for backward compatibility to JESD204A
- Subclass 1 mode for deterministic latency support (using SYSREF) between the ADC/DAC and logic device
- Subclass 2 mode for deterministic latency support (using SYNC\_N) between the ADC/DAC and logic device
- Multi-device synchronization

<span id="page-7-0"></span>

### **Related Information**

- [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)
- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)
- **[Intel Agilex Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/fno1550626027274.html#mjq1550627120186)**
- [Intel Stratix 10 Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/mcn1441092958198.html#mcn1441096467956)
- [Intel Arria 10 Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/mcn1413182292568.html#mcn1413182153340)

### **2.1. Release Information**

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

- X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

#### **Table 2. JESD204B IP Release Information**



# **2.2. Device Family Support**

### **Table 3. Intel Device Family Support**





<span id="page-8-0"></span>

The following terms define device support levels for Intel FPGA IP cores:

- Advance support—the IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
- Preliminary support—the IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
- Final support—the IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.

### **2.3. Datapath Modes**

The JESD204B IP supports TX-only, RX-only, and Duplex (TX and RX) mode. The IP is a unidirectional protocol where interfacing to ADC utilizes the transceiver RX path and interfacing to DAC utilizes the transceiver TX path.

The JESD204B IP generates a single link with a single lane and up to a maximum of 8 lanes. If there are two ADC links that need to be synchronized, you have to generate two JESD204B IP cores and then manage the deterministic latency and synchronization signals, like SYSREF and SYNC\_N, at your custom wrapper level.

The JESD204B IP supports duplex mode only if the LMF configuration for ADC (RX) is the same as DAC (TX) and with the same data rate. This use case is mainly for prototyping with internal serial loopback mode. This is because typically as a unidirectional protocol, the LMF configuration of converter devices for both DAC and ADC are not identical.

### **2.4. IP Variation**

The JESD204B IP has three core variations:

- JESD204B MAC only
- JESD204B PHY only
- JESD204B MAC and PHY



<span id="page-9-0"></span>

In a subsystem where there are multiple ADC and DAC converters, you need to use the Intel Quartus Prime software to merge the transceivers and group them into the transceiver architecture. For example, to create two instances of the JESD204B TX IP with four lanes each and four instances of the JESD204B RX IP with two lanes each, you can apply one of the following options:

- MAC and PHY option
	- 1. Generate JESD204B TX IP with four lanes and JESD204B RX IP with two lanes.
	- 2. Instantiate the desired components.
	- 3. Use the Intel Quartus Prime software to merge the PHY lanes.
- MAC only and PHY only option—based on the configuration above, there are a total of eight lanes in duplex mode.
	- 1. Generate the JESD204B Duplex PHY with a total of eight lanes. (TX skew is reduced in this configuration as the channels are bonded).
	- 2. Generate the JESD204B TX MAC with four lanes and instantiate it two times.
	- 3. Generate the JESD204B RX MAC with two lanes and instantiate it four times.
	- 4. Create a wrapper to connect the JESD204B TX MAC and RX MAC with the JESD204B Duplex PHY.
- *Note:* If the data rate for TX and RX is different, the transceiver does not allow duplex mode to generate a duplex PHY. In this case, you have to generate a RX-only PHY on the RX data rate and a TX-only PHY on the TX data rate.

# **2.5. JESD204B IP Configuration**

### **Table 5. JESD204B IP Configuration**

<b>Symbol</b>	<b>Description</b>	<b>Value</b>	
L	Number of lanes per converter device	$1 - 8$	
M	Number of converters per device	$1 - 256$	
F	Number of octets per frame	1-256 (for Intel Stratix 10 devices only) 1, 2, 4-256 (for non Intel Stratix 10 devices)	
S	Number of transmitted samples per converter per frame	$1 - 32$	
N	Number of conversion bits per converter	$1 - 32$	
N'	Number of transmitted bits per sample (JESD204 word size, which is in nibble group)	$1 - 32$	
K	Number of frames per multiframe	$17/F \le K \le 32$ ; 1-32	
<b>CS</b>	Number of control bits per conversion sample	$0 - 3$	
<b>CF</b>	Number of control words per frame clock period per link	$0 - 32$	
<b>HD</b>	High Density user data format	$0$ or $1$	
<b>LMFC</b>	Local multiframe clock	$(F \times K / 4)$ link clock counts (1)	

<sup>&</sup>lt;sup>(1)</sup> The value of F x K must be divisible by 4.





### <span id="page-10-0"></span>**2.5.1. Run-Time Configuration**

The JESD204B IP allows run-time configuration of LMF parameters in all supported devices except for Intel Stratix 10. For Intel Stratix 10 devices, the JESD204B IP core must be parameterized according to your target converter device with the IP configurations shown in *JESD204B Configurations Tab* of [Table 15 o](#page-35-0)n page 36

*Note:* For Intel Stratix 10 devices, run-time access for certain registers have been disabled. Refer to the TX and RX register map for more information.

> The most critical parameters that must be set correctly during IP generation are the  $L$ and F parameters. Parameter L denotes the maximum lanes supported while parameter F denotes the size of the deskew buffer needed for deterministic latency. The hardware generates during parameterization, which means that run-time programmability can only fall back from the parameterized and generated hardware, but not beyond the parameterized IP core.

> You can use run-time configuration for prototyping or evaluating the performance of converter devices with various LMF configurations. However, in actual production,Intel recommends that you generate the JESD204B IP core with the intended LMF to get an optimized gate count.

> For example, if a converter device supports LMF =  $442$  and LMF = 222, to check the performance for both configurations, you need to generate the JESD204B IP with maximum F and L, which is  $L = 4$  and F = 2. During operation, you can use the fall back configuration to disable the lanes that are not used in LMF = 222 mode. You must ensure that other JESD204B configurations like M, N, S, CS, CF, and HD do not violate the parameter F setting. You can access the Configuration and Status Register (CSR) space to modify other configurations such as:

- K (multiframe)
- device and lane IDs
- enable or disable scrambler
- enable or disable character replacement

#### **F Parameter**

This parameter indicates how many octets per frame per lane that the JESD204B link is operating in.

- Intel Agilex and Intel Stratix 10 (L-tile, H-tile, and E-tile) devices support  $F = 1 -$ 256 ( $F = 3$  available)
- Intel Cyclone 10 GX, Intel Arria 10, Stratix V, Arria V, Arria V GZ, and Cyclone V devices support  $F = 1, 2, 4-256$  ( $F = 3$  not available)

To support the High Density (HD) data format, the JESD204B IP tracks the start of frame and end of frame because F can be either an odd or even number. The start of frame and start of multiframe wrap around the 32-bit data width architecture. The RX IP outputs the start of frame  $(sof[3:0])$  and start of multiframe  $(somf[3:0])$ , which act as markers, using the Avalon-ST data stream. Based on these markers, the transport layer build the frames.

In a simpler system where the HD data format is set to 0, the F will always be 1, 2, 4, 6, 8, and so forth. This simplifies the transport layer design, so you do not need to use the  $\text{soft}[3:0]$  and  $\text{somf}[3:0]$  markers.

<span id="page-11-0"></span>

### **Related Information**

- [Transmitter Registers](#page-98-0) on page 99
- [Receiver Registers](#page-122-0) on page 123

# **2.6. Channel Bonding**

The JESD204B IP supports channel bonding—bonded (PMA bonding for Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX) and non-bonded modes.

The channel bonding mode that you select may contribute to the transmitter channelto-channel skew. A bonded transmitter datapath clocking provides low channel-tochannel skew as compared to non-bonded channel configurations.

For Intel Stratix 10 L-tile and H-tile, Intel Arria 10, and Intel Cyclone 10 GX devices, refer to PMA Bonding chapter of the respective *Transceiver PHY User Guides* , about how to connect the ATX PLL and fPLL in bonded configuration and non-bonded configuration. For the non-bonded configuration, refer to *Implementing Multi-Channel xN Non-Bonded Configuration*. For bonded configuration, refer to *Implementing x6/xN Bonding Mode*.

In PHY-only mode, you can generate up to 32 channels, provided that the channels are on the same side. In MAC and PHY integrated mode, you can generate up to 8 channels.

*Note:* The maximum channels of 32 is for configuration simplicity. Refer to the *Intel FPGA Transceiver PHY User Guide* for the actual number of channels supported.

- In bonded channel configuration, the lower transceiver clock skew for all channels result in a lower channel-to-channel skew.
	- For Stratix V, Arria V, and Cyclone V devices, you must use contiguous channels when you select bonded mode. The JESD204B IP automatically selects between  $\times$  6,  $\times$ N or feedback compensation (fb compensation) bonding depending on the number of transceiver channels you set.
	- For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 L-tile and H-tile devices, you do not have to place the channels in bonded group contiguously. Refer to [Table 7](#page-12-0) on page 13 for the clock network selection. Refer to *Channel Bonding* section of the respective *Transceiver PHY User Guides* for more information about PMA Bonding.
	- For Intel Agilex and Intel Stratix 10 E-tile devices, you must use contiguous channels to enable channel bonding with NRZ PMA transceiver channels.
- In non-bonded channel configuration, the transceiver clock skew is higher and latency is unequal in the transmitter phase compensation FIFO for each channel. This may result in a higher channel-to-channel skew.

#### **Table 6. Maximum Number of Lanes (L) Supported in Bonded and Non-Bonded Mode**





<span id="page-12-0"></span>

### **Table 7. Clock Network Selection for Bonded Mode**

*Note:* The clock network selection is not applicable for Intel Stratix 10 E-tile devices.



### **Related Information**

- [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)
- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)
- [Intel Agilex Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/fno1550626027274.html#mjq1550627120186)
- [Intel Stratix 10 Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/mcn1441092958198.html#mcn1441096467956)
- [Intel Arria 10 Device Datasheet](https://www.intel.com/content/www/us/en/programmable/documentation/mcn1413182292568.html#mcn1413182153340)

<sup>(3)</sup> Bonded mode is not supported for data rate  $> 15$  Gbps. Refer to the respective datasheet for the maximum data rate and channel span supported by the  $\times N$  clock network and the transceiver power supply operating condition for your device.



<sup>(2)</sup> The maximum lanes listed here is for configuration simplicity. Refer to the *Intel FPGA Transceiver PHY User Guides* for the actual number of channels supported.

<span id="page-13-0"></span>

# **2.7. Performance and Resource Utilization**

### **Table 8. JESD204B Intel FPGA IP Performance**

<b>Device Family</b>	<b>PMA Speed Grade</b>	<b>FPGA Fabric</b> <b>Speed Grade</b>	<b>Data Rate</b>	<b>Link Clock</b>		
			<b>Enable Hard PCS</b> (Gbps)	<b>Enable Soft PCS</b> $(Gbps)$ <sup>(4)</sup>	$F_{MAX}$ (MHz)	
Intel Agilex (E-tile)	$\mathbf{1}$	$-1$	Not supported	2.0 to 19.2	data rate/ 40	
	$\overline{2}$	$-2$	Not supported	2.0 to 17.4	data_rate/ 40	
	3	$-2$	Not supported	2.0 to 17.4	data_rate/ 40	
		$-3$	Not supported	2.0 to 16.0	data_rate/ 40	
Intel Stratix 10 (L- tile, and H-tile)	$\mathbf{1}$	$-1$	2.0 to 12.0	2.0 to $16.0^{(6)}$	data_rate/ 40	
		$-2$	2.0 to 12.0	2.0 to 14.0	data_rate/ 40	
	$\overline{2}$	$-1$	2.0 to 9.83	2.0 to $16.0^{(6)}$	data_rate/ 40	
		$-2$	2.0 to 9.83	2.0 to 14.0	data_rate/ 40	
	3	$-1$	2.0 to 9.83	2.0 to $16.0^{(6)}$	data_rate/ 40	
		$-2$	2.0 to 9.83	2.0 to 14.0	data_rate/ 40	
		$-3$	2.0 to 9.83	2.0 to 13.0	data_rate/ 40	
Intel Stratix 10 (E- tile)	$\mathbf{1}$	$-1$	Not supported	2.0 to $16.0^{(6)}$	data_rate/ 40	
		$-2$	Not supported	2.0 to 14.0	data_rate/ 40	
	$\overline{2}$	$-1$	Not supported	2.0 to $16.0^{(6)}$	data_rate/ 40	
		$-2$	Not supported	2.0 to 14.0	data_rate/ 40	
	3	$-3$	Not supported	2.0 to 13.0	data_rate/ 40	
Intel Arria 10	$\mathbf{1}$	$-1$	2.0 to 12.0	2.0 to 15.0 $(6)(5)$	data rate/40	
					continued	

<sup>(4)</sup> Select Enable Soft PCS to achieve maximum data rate. For the TX IP core, enabling soft PCS incurs an additional 3–8% increase in resource utilization. For the RX IP core, enabling soft PCS incurs an additional 10–20% increase in resource utilization.

 $(5)$  When using Soft PCS mode at 15.0 Gbps, the timing margin is very limited. You are advised to enable high fitter effort, register duplication, and register retiming to improve timing performance.



<span id="page-14-0"></span>

<b>Device Family</b>	<b>PMA Speed Grade</b>	<b>FPGA Fabric</b>	<b>Data Rate</b>	<b>Link Clock</b>		
		<b>Speed Grade</b>	<b>Enable Hard PCS</b> (Gbps)	<b>Enable Soft PCS</b> $(Gbps)$ $(4)$	<b>FMAX</b> (MHz)	
	$\overline{2}$	$-1$	2.0 to 12.0	2.0 to 15.0 $(6)$ $(5)$	data rate/40	
	2	$-2$	2.0 to 9.83	2.0 to 15.0 $(6)$ (5)	data rate/40	
	3	$-1$	2.0 to 12.0	2.0 to 14.2 $(6)$ (7)	data rate/40	
	3	$-2$	2.0 to 9.83	2.0 to 14.2 $(6)$ (8)	data rate/40	
	$\overline{4}$	$-3$	2.0 to 8.83	2.0 to $12.5^{(9)}$	data rate/40	
Intel Cyclone 10 GX	<any supported<br="">speed grade&gt;</any>	<any supported<br="">speed grade&gt;</any>	2.0 to 6.25	2.0 to 6.25	data rate/40	
Stratix V	$\mathbf{1}$	$-1$ or $-2$	2.0 to 12.2	2.0 to 12.5	data rate/40	
	$\overline{2}$	$-1$ or $-2$	2.0 to 12.2	2.0 to 12.5	data rate/40	
	$\overline{2}$	$-3$	2.0 to 9.8	2.0 to 12.5 (10)	data rate/40	
	3	$-1, -2, -3,$ or $-4$	2.0 to 8.5	2.0 to 8.5	data rate/40	
Arria V GX/SX	<any supported<br="">speed grade&gt;</any>	<any supported<br="">speed grade&gt;</any>	1.0 to 6.55	(11)	data rate/40	
Arria V GT/ST	<any supported<br="">speed grade&gt;</any>	<any supported<br="">speed grade&gt;</any>	1.0 to 6.55	4.0 to 7.5 (PMA direct) (11)	data rate/40	
					continued	

 $(4)$  Select Enable Soft PCS to achieve maximum data rate. For the TX IP core, enabling soft PCS incurs an additional 3–8% increase in resource utilization. For the RX IP core, enabling soft PCS incurs an additional 10–20% increase in resource utilization.

- $<sup>(6)</sup>$  Refer to the Intel Arria 10 and Intel Stratix 10 Device Datasheet for the maximum data rate</sup> supported across transceiver speed grades and transceiver power supply operating conditions.
- $(7)$  For Intel Arria 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is up to 12.288 Gbps.
- $(8)$  For Intel Arria 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is 11.0 Gbps.
- $(9)$  For Intel Arria 10 GX 160, SX 160, GX 220 and SX 220 devices, the supported data rate is 10.0 Gbps.
- (10) When using Soft PCS mode at 12.5 Gbps, the timing margin is very limited. You are advised to enable high fitter effort, register duplication, and register retiming to improve timing performance.
- $(11)$  Enabling Soft PCS does not increase the data rate for the device family and speed grade. You are recommended to select the *Enable Hard PCS* option.







The following table lists the resources and expected performance of the JESD204B IP core. These results are obtained using the Intel Quartus Prime software targeting the following Intel FPGA devices:

- Cyclone V: 5CGTFD9E5F31I7
- Arria V GT/S/GT: 5AGXFB3H4F35C5
- Arria V GZ: 5AGZME5K2F40C3
- Stratix V: 5SGXEA7H3F35C3
- Intel Arria 10: 10AX115H2F34I2SGES
- Intel Stratix 10: 1SG280LN3F43E3VG
- Intel Cyclone 10 GX: 10CX105YF672I6G

All the variations for resource utilization are configured with the following parameter settings:

### **Table 9. Parameter Settings To Obtain the Resource Utilization Data**



 $(4)$  Select Enable Soft PCS to achieve maximum data rate. For the TX IP core, enabling soft PCS incurs an additional 3–8% increase in resource utilization. For the RX IP core, enabling soft PCS incurs an additional 10–20% increase in resource utilization.





### **Table 10. JESD204B IP Core Resource Utilization**

*Note:* The resource utilization data are extracted from a full design which includes the Intel FPGA Transceiver PHY Reset Controller IP core. Thus, the actual resource utilization for the JESD204B IP core should be smaller by about 15 ALMs and 20 registers.

<b>Device Family</b>	<b>Data Path</b>	<b>Number of</b> Lanes (L)	<b>ALMs</b>	<b>ALUTs</b>	<b>Logic</b> <b>Registers</b>	<b>Memory Block</b> (M10K/M20K) $(12)$ $(13)$
Intel Stratix 10	<b>RX</b>	$\mathbf{1}$	889.4	1230	1334	$\mathbf 0$
$(F=1)$		$\overline{2}$	1329.7	1810	2119	$\mathbf 0$
		$\overline{4}$	2302.8	3101	3634	$\mathbf 0$
		8	4218.1	5638	6650	$\mathbf 0$
	<b>TX</b>	$\mathbf{1}$	534.4	694	869	$\mathbf 0$
		$\overline{2}$	746	1061	1078	$\mathbf 0$
		$\overline{4}$	1049.8	1557	1580	$\mathbf 0$
		8	1534.2	1980	2507	$\mathbf 0$
Intel Stratix 10	<b>RX</b>	$\mathbf{1}$	905.1	1336	1453	$\mathbf{1}$
$(F = 3)$		$\overline{2}$	1431.5	2102	2281	$\overline{2}$
		$\overline{4}$	2445.9	3487	3899	$\overline{4}$
		8	4568	6592	6870	8
	<b>TX</b>	$\mathbf{1}$	568.7	737	907	$\mathbf 0$
		$\overline{2}$	790.2	1126	1126	$\mathbf 0$
		4	1096.4	1659	1545	$\mathbf 0$
		8	1617.1	2082	2524	$\mathbf 0$
Intel Arria 10	<b>RX</b>	$\mathbf{1}$	1047	1496	1264	$\mathbf 0$
		$\overline{2}$	1584	2262	1903	$\mathbf 0$
		$\overline{4}$	2884.5	3870	3211	$\mathbf 0$
		8	5339	7196	5768	$\mathbf 0$
	<b>TX</b>	$\mathbf{1}$	701.5	1090	989	$\mathbf 0$
						continued

 $(12)$  M10K for Arria V, Cyclone V devices, M20K for Arria V GZ, Stratix V, Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices.

<sup>(13)</sup> The Intel Quartus Prime software may auto-fit to use MLAB when the memory size is too small. Conversion from MLAB to M20K or M10K was performed for the numbers listed above.





<b>Device Family</b>	<b>Data Path</b>	<b>Number of</b> Lanes $(L)$	<b>ALMs</b>	<b>ALUTS</b>	<b>Logic</b> <b>Registers</b>	<b>Memory Block</b> (M10K/M20K) $(12)$ $(13)$
		$\overline{2}$	875.5	1341	1126	0
		$\overline{4}$	1248.5	1888	1382	0
		8	1917.5	2820	1878	0
	<b>RX</b>	$\mathbf{1}$	1020.5	1496	1250	$\mathbf{1}$
		2	1551.5	2262	1877	2
		4	2801	3870	3159	4
Intel Cyclone 10		8	5173.5	7196	5749	8
GX		$1\,$	710	1090	989	0
	<b>TX</b>	$\overline{2}$	875.4	1341	1118	0
		$\overline{4}$	1249	1888	1369	0
		8	1926.5	2820	1869	0
	<b>RX</b>	$\mathbf{1}$	1047.2	1530	1225	0
		$\overline{2}$	1608.7	2322	1871	$\pmb{0}$
		4	2897.2	4037	3161	$\mathbf 0$
Stratix V		8	5412.5	7506	5742	0
	<b>TX</b>	$1\,$	711	1152	948	$\mathbf 0$
		$\overline{2}$	926.7	1491	1086	0
		4	1345.7	2134	1361	0
		8	2114.7	3358	1907	0
	<b>RX</b>	$\mathbf{1}$	1024.5	1516	1207	$\mathbf{1}$
		$\overline{2}$	1555.5	2302	1838	$\overline{2}$
		$\overline{4}$	2769.5	3951	3102	$\overline{4}$
Arria V		8	5189	7399	5619	8
	<b>TX</b>	$\mathbf{1}$	711.7	1149	948	$\mathbf 0$
		$\overline{2}$	860.5	1418	1065	0
		4	1188.7	1932	1299	$\mathbf 0$
		8	1721	2854	1767	0
	<b>RX</b>	$\mathbf{1}$	1048.7	1530	1226	$\mathbf 0$
Arria V GZ		$\overline{2}$	1601.5	2322	1870	0
		4	2894	4037	3163	$\pmb{0}$ continued

 $(12)$  M10K for Arria V, Cyclone V devices, M20K for Arria V GZ, Stratix V, Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices.

<sup>(13)</sup> The Intel Quartus Prime software may auto-fit to use MLAB when the memory size is too small. Conversion from MLAB to M20K or M10K was performed for the numbers listed above.





### **Related Information**

[JESD204B Intel FPGA IP Parameters](#page-35-0) on page 36

<sup>(13)</sup> The Intel Quartus Prime software may auto-fit to use MLAB when the memory size is too small. Conversion from MLAB to M20K or M10K was performed for the numbers listed above.



 $(12)$  M10K for Arria V, Cyclone V devices, M20K for Arria V GZ, Stratix V, Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices.



# <span id="page-19-0"></span>**3. Getting Started**

#### **Related Information**

- [Intel FPGA Software Installation & Licensing](http://www.altera.com/literature/manual/quartus_install.pdf)
- [Introduction to Intel FPGA IP Cores](https://www.intel.com/content/www/us/en/programmable/documentation/mwh1409960636914.html#mwh1409958250601) Provides general information about all Intel FPGA IP cores, including parameterizing, generating, upgrading, and simulating IP cores.
- [Creating Version-Independent IP and Platform Designer Simulation Scripts](https://www.intel.com/content/www/us/en/programmable/documentation/mwh1409960636914.html#mwh1409958301774) Create simulation scripts that do not require manual updates for software or IP version upgrades.
- [Project Management Best Practices](https://www.intel.com/content/www/us/en/programmable/documentation/mwh1409960181641.html#esc1444754592005) Guidelines for efficient management and portability of your project and IP files.

# **3.1. Introduction to Intel FPGA IP Cores**

Intel and strategic IP partners offer a broad portfolio of configurable IP cores optimized for Intel FPGA devices.

The Intel Quartus Prime software installation includes the Intel FPGA IP library. Integrate optimized and verified Intel FPGA IP cores into your design to shorten design cycles and maximize performance. The Intel Quartus Prime software also supports integration of IP cores from other sources. Use the IP Catalog (**Tools** ➤ **IP Catalog**) to efficiently parameterize and generate synthesis and simulation files for your custom IP variation. The Intel FPGA IP library includes the following types of IP cores:

- **Basic functions**
- DSP functions
- Interface protocols
- Low power functions
- Memory interfaces and controllers
- Processors and peripherals

This document provides basic information about parameterizing, generating, upgrading, and simulating stand-alone IP cores in the Intel Quartus Prime software.





#### <span id="page-20-0"></span>**Figure 2. IP Catalog**



# **3.2. Installing and Licensing Intel FPGA IP Cores**

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

### **Figure 3. IP Core Installation Path**

### **intelFPGA(\_pro)**

**quartus -** Contains the Intel Quartus Prime software

**ip -** Contains the Intel FPGA IP library and third-party IP cores

**altera -** Contains the Intel FPGA IP library source code

*<IP name>* - Contains the Intel FPGA IP source files





<span id="page-21-0"></span>

### **Table 11. IP Core Installation Locations**



*Note:* The Intel Quartus Prime software does not support spaces in the installation path.

# **3.3. Intel FPGA IP Evaluation Mode**

The free Intel FPGA IP Evaluation Mode allows you to evaluate licensed Intel FPGA IP cores in simulation and hardware before purchase. Intel FPGA IP Evaluation Mode supports the following evaluations without additional license:

- Simulate the behavior of a licensed Intel FPGA IP core in your system.
- Verify the functionality, size, and speed of the IP core quickly and easily.
- Generate time-limited device programming files for designs that include IP cores.
- Program a device with your IP core and verify your design in hardware.

Intel FPGA IP Evaluation Mode supports the following operation modes:

- **Tethered**—Allows running the design containing the licensed Intel FPGA IP indefinitely with a connection between your board and the host computer. Tethered mode requires a serial joint test action group (JTAG) cable connected between the JTAG port on your board and the host computer, which is running the Intel Quartus Prime Programmer for the duration of the hardware evaluation period. The Programmer only requires a minimum installation of the Intel Quartus Prime software, and requires no Intel Quartus Prime license. The host computer controls the evaluation time by sending a periodic signal to the device via the JTAG port. If all licensed IP cores in the design support tethered mode, the evaluation time runs until any IP core evaluation expires. If all of the IP cores support unlimited evaluation time, the device does not time-out.
- **Untethered**—Allows running the design containing the licensed IP for a limited time. The IP core reverts to untethered mode if the device disconnects from the host computer running the Intel Quartus Prime software. The IP core also reverts to untethered mode if any other licensed IP core in the design does not support tethered mode.

When the evaluation time expires for any licensed Intel FPGA IP in the design, the design stops functioning. All IP cores that use the Intel FPGA IP Evaluation Mode time out simultaneously when any IP core in the design times out. When the evaluation time expires, you must reprogram the FPGA device before continuing hardware verification. To extend use of the IP core for production, purchase a full production license for the IP core.

You must purchase the license and generate a full production license key before you can generate an unrestricted device programming file. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (*<project name>* time limited.sof) that expires at the time limit.









*Note:* Refer to each IP core's user guide for parameterization steps and implementation details.

> Intel licenses IP cores on a per-seat, perpetual basis. The license fee includes firstyear maintenance and support. You must renew the maintenance contract to receive updates, bug fixes, and technical support beyond the first year. You must purchase a full production license for Intel FPGA IP cores that require a production license, before generating programming files that you may use for an unlimited time. During Intel FPGA IP Evaluation Mode, the Compiler only generates a time-limited device programming file (*<project name>*\_time\_limited.sof) that expires at the time limit. To obtain your production license keys, visit the [Self-Service Licensing Center.](https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html)

> The [Intel FPGA Software License Agreements](http://dl.altera.com/eula/) govern the installation and use of licensed IP cores, the Intel Quartus Prime design software, and all unlicensed IP cores.



<span id="page-23-0"></span>

### **Related Information**

- [Intel Quartus Prime Licensing Site](https://www.intel.com/content/www/us/en/my-intel/fpga-sign-in.html)
- [Introduction to Intel FPGA Software Installation and Licensing](https://www.intel.com/content/www/us/en/programmable/documentation/esc1425946071433.html#esc1426013042774)

# **3.4. Upgrading IP Cores**

Any Intel FPGA IP variations that you generate from a previous version or different edition of the Intel Quartus Prime software, may require upgrade before compilation in the current software edition or version. The Project Navigator displays a banner indicating the IP upgrade status. Click **Launch IP Upgrade Tool** or **Project** ➤ **Upgrade IP Components** to upgrade outdated IP cores.

### **Figure 5. IP Upgrade Alert in Project Navigator**





Icons in the **Upgrade IP Components** dialog box indicate when IP upgrade is required, optional, or unsupported for an IP variation in the project. Upgrade IP variations that require upgrade before compilation in the current version of the Intel Quartus Prime software.



中國因  $\overline{||x||}$ 



*Note:* Upgrading IP cores may append a unique identifier to the original IP core entity names, without similarly modifying the IP instance name. There is no requirement to update these entity references in any supporting Intel Quartus Prime file, such as the Intel Quartus Prime Settings File (.qsf), Synopsys\* Design Constraints File (.sdc), or Signal Tap File (.stp), if these files contain instance names. The Intel Quartus Prime software reads only the instance name and ignores the entity name in paths that specify both names. Use only instance names in assignments.

### **Table 12. IP Core Upgrade Status**







Follow these steps to upgrade IP cores:

- 1. In the latest version of the Intel Quartus Prime software, open the Intel Quartus Prime project containing an outdated IP core variation. The **Upgrade IP Components** dialog box automatically displays the status of IP cores in your project, along with instructions for upgrading each core. To access this dialog box manually, click **Project** ➤ **Upgrade IP Components**.
- 2. To upgrade one or more IP cores that support automatic upgrade, ensure that you turn on the **Auto Upgrade** option for the IP cores, and click **Auto Upgrade**. The **Status** and **Version** columns update when upgrade is complete. Example designs that any Intel FPGA IP core provides regenerate automatically whenever you upgrade an IP core.
- 3. To manually upgrade an individual IP core, select the IP core and click **Upgrade in Editor** (or simply double-click the IP core name). The parameter editor opens, allowing you to adjust parameters and regenerate the latest version of the IP core.





#### **Figure 6. Upgrading IP Cores**



Runs "Auto Upgrade" on all Outdated Cores

**:....** Generates/Updates Combined Simulation Setup Script for all Project IP



Opens Editor for Manual IP Upgrade Upgrade Details

Generates/Updates Combined Simulation Setup Script for all Project IP ..........

*Note:* Intel FPGA IP cores older than Intel Quartus Prime software version 12.0 do not support upgrade. Intel verifies that the current version of the Intel Quartus Prime software compiles the previous two versions of each IP core. The *Intel FPGA IP Core Release Notes* reports any verification exceptions for Intel FPGA IP cores. Intel does not verify compilation for IP cores older than the previous two releases.

#### **Related Information**

[Intel FPGA IP Release Notes](http://www.altera.com/literature/rn/rn_ip.pdf)

<span id="page-27-0"></span>

# **3.5. IP Catalog and Parameter Editor**

The IP Catalog displays the IP cores available for your project, including Intel FPGA IP and other IP that you add to the IP Catalog search path. Use the following features of the IP Catalog to locate and customize an IP core:

- Filter IP Catalog to **Show IP for active device family** or **Show IP for all device families**. If you have no project open, select the **Device Family** in IP Catalog.
- Type in the Search field to locate any full or partial IP core name in IP Catalog.
- Right-click an IP core name in IP Catalog to display details about supported devices, to open the IP core's installation folder, and for links to IP documentation.
- Click **Search for Partner IP** to access partner IP information on the web.

The parameter editor prompts you to specify an IP variation name, optional ports, and output file generation options. The parameter editor generates a top-level Intel Quartus Prime IP file (.ip) for an IP variation in Intel Quartus Prime Pro Edition projects or Quartus IP file (.qip) for an IP variation in Intel Quartus Prime Standard Edition projects.

# **3.6. Design Walkthrough**

This walkthrough explains how to create a JESD204B IP core design using Platform Designer in the Intel Quartus Prime software. After you generate a custom variation of the JESD204B IP core, you can incorporate it into your overall project.

# **3.6.1. Creating a New Intel Quartus Prime Project**

You can create a new Intel Quartus Prime project with the **New Project Wizard**. Creating a new project allows you to do the following:

- Specify the working directory for the project.
- Assign the project name.
- Designate the name of the top-level design entity.
- 1. Launch the Intel Quartus Prime software.
- 2. On the **File** menu, click **New Project Wizard**.
- 3. In the **New Project Wizard: Directory, Name, Top-Level Entity** page, specify the working directory, project name, and top-level design entity name. Click **Next**.
- 4. In the **New Project Wizard: Add Files** page, select the existing design files (if any) you want to include in the project.(14) Click **Next**.

<sup>(14)</sup> To include existing files, you must specify the directory path to where you installed the JESD204B IP core. You must also add the user libraries if you installed the IP core Library in a different directory from where you installed the Intel Quartus Prime software.



- <span id="page-28-0"></span>5. In the **New Project Wizard: Family & Device Settings** page, select the device family and specific device you want to target for compilation. Click **Next**.
- 6. In the **EDA Tool Settings** page, select the EDA tools you want to use with the Intel Quartus Prime software to develop your project.
- 7. Review the summary of your chosen settings in the **New Project Wizard** window, then click **Finish** to complete the Intel Quartus Prime project creation.

### **3.6.2. Parameterizing and Generating the IP**

Refer to [Table 15](#page-35-0) on page 36 for the IP core parameter values and description.

- 1. In the IP Catalog (**Tools** ➤ **IP Catalog**), locate and double-click the JESD204B Intel FPGA IP.
- 2. Specify a top-level name for your custom IP variation. This name identifies the IP core variation files in your project. If prompted, also specify the target Intel FPGA device family and output file HDL preference. Click **OK**.
- 3. In the Main tab, set the following options:
	- **Jesd204b wrapper**
	- **Data path**
	- **Jesd204b subclass**
	- **Data Rate**
	- **Transceiver Tile**
	- **PCS Option**
	- **PLL Type**
	- **Bonding Mode**
	- **PLL/CDR Reference Clock Frequency**
	- **Enable Bit reversal and Byte reversal**
	- **Enable Transceiver Dynamic Reconfiguration**
	- **Enable Native PHY Debug Master Endpoint**
	- **Enable Capability Registers**
	- **Set user-defined IP identifier**
	- **Enable Control and Status Registers**
	- **Enable PRBS Soft Accumulators**
- 4. In the Jesd204b Configurations tab, select the following configurations:
	- **Common configurations (L, M, Enable manual F configuration, F, N, N', S, K)**
	- **Advanced configurations (SCR, CS, CF, HD, ECC\_EN, PHADJ, ADJCNT, ADJDIR)**
- 5. In the Configurations and Status Registers tab, set the following configurations:
	- **Device ID**
	- **Bank ID**
	- **Lane ID**
	- **Lane checksum**

<span id="page-29-0"></span>

- 6. After parameterizing the core, go to the Example Design tab and click **Generate Example Design** to create the simulation testbench. Skip to 8 if you do not want to generate the design example.
- 7. Set a name for your <*example\_design\_directory*> and click **OK** to generate supporting files and scripts. The testbench and scripts are located in the <*example\_design\_directory*>/ ip\_sim folder.

The **Generate Example Design** option generates supporting files for the following entities:

- IP core for simulation—refer to [Generating and Simulating the IP Testbench](#page-41-0) on page 42
- IP core design example for simulation—refer to *Generating and Simulating the Design Example* section in the respective design example user guides.
- IP core design example for synthesis—refer to Compiling the *JESD204B IP Core Design Example* section in the respective design example user guides.
- 8. Click **Finish** or **Generate HDL** to generate synthesis and other optional files matching your IP variation specifications. The parameter editor generates the toplevel .ip, .qip or .qsys IP variation file and HDL files for synthesis and simulation.

The top-level IP variation is added to the current Intel Quartus Prime project. Click **Project** ➤ **Add/Remove Files in Project** to manually add a .qip or .qsys file to a project. Make appropriate pin assignments to connect ports.

*Note:* Some parameter options are grayed out if they are not supported in a selected configuration or it is a derived parameter.

### **Related Information**

- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) Provides information about design examples for Arria V, Cyclone V, Stratix V, and Intel Arria 10 devices using Intel Quartus Prime Standard Edition software.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#sss1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#sss1463109633056)
- [JESD204B Intel Cyclone 10 GX FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#sss1463109633056)
- [JESD204B Intel Agilex FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/cri1568689328673.html#lct1568701104461)

### **3.6.3. Compiling the JESD204B IP Core Design**

Refer to the [JESD204B IP Design Considerations](#page-30-0) on page 31 before compiling the JESD204B IP core design.

To compile your design, click **Start Compilation** on the Processing menu in the Intel Quartus Prime software. You can use the generated .ip or .qip file to include relevant files into your project.

### **Related Information**

- [JESD204B IP Design Considerations](#page-30-0) on page 31
- [Intel Quartus Prime Help](http://quartushelp.altera.com/13.0/master_1.htm) More information about compilation in Intel Quartus Prime software.



### <span id="page-30-0"></span>**3.6.4. Programming an FPGA Device**

After successfully compiling your design, program the targeted Intel device with the Intel Quartus Prime Programmer and verify the design in hardware. For instructions on programming the FPGA device, refer to the *Device Programming* section in the Intel Quartus Prime Handbook.

#### **Related Information**

[Device Programming](http://www.altera.com/literature/lit-qts.jsp)

# **3.7. JESD204B Design Examples**

The JESD204B IP offers design examples that you can generate through the IP catalog in the Intel Quartus Prime software.

For detailed information about the JESD204B design examples, refer to following user guides:

#### **Related Information**

- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) Provides information about design examples for Arria V, Cyclone V, Stratix V, and Intel Arria 10 devices using Intel Quartus Prime Standard Edition software.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#sss1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#sss1463109633056)
- [JESD204B Intel Cyclone 10 GX FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#sss1463109633056)
- [JESD204B Intel Agilex FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/cri1568689328673.html#lct1568701104461)

### **3.8. JESD204B IP Design Considerations**

You must be aware of the following conditions when integrating the JESD204B IP in your design:

- Integrating the IP in Platform Designer
- Pin assignments
- Adding external transceiver PLL
- Timing constraints for the input clock

### **3.8.1. Integrating the JESD204B IP in Platform Designer**

You can integrate the JESD204B IP with other Platform Designer components within Platform Designer.

You can connect standard interfaces like clock, reset, Avalon-MM, Avalon-ST, HSSI bonded clock, HSSI serial clock, and interrupt interfaces within Platform Designer. However, for conduit interfaces, you are advised to export all those interfaces and handle them outside of Platform Designer. (15) This is because conduit interfaces are not part of the standard interfaces. Thus, there is no guarantee on compatibility between different conduit interfaces.





*Note:* The Transport Layer provided in this JESD204B IP design example is not supported in Platform Designer. Therefore, you must export all interfaces that connect to the Transport Layer (for example, *jesd204\_tx\_link* interface) and connect them to a transport layer outside of Platform Designer.

#### **Figure 7. Example of Connecting JESD204B IP with Other Platform Designer Components in Platform Designer**

Figure shows an example of how you connect the IP with other Platform Designer components in Platform Designer.



### **Related Information**

- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) Provides information about design examples for Arria V, Cyclone V, Stratix V, and Intel Arria 10 devices using Intel Quartus Prime Standard Edition software.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#sss1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#sss1463109633056)
- [JESD204B Intel Cyclone 10 GX FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#sss1463109633056)
- [JESD204B Intel Agilex FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/cri1568689328673.html#lct1568701104461)

<sup>(15)</sup> You can also connect conduit interfaces within Platform Designer but you must create adapter components to handle all the incompatibility issues like incompatible signal type and width.



### <span id="page-32-0"></span>**3.8.2. Pin Assignments**

Set the pin assignments before you compile to provide direction to the Intel Quartus Prime software Fitter tool. You must also specify the signals that should be assigned to device I/O pins.

You can create virtual pins to avoid making specific pin assignments for top-level signals. This is useful when you want to perform compilation, but are not ready to map the design to hardware. Intel recommends that you create virtual pins for all unused top-level signals to improve timing closure.

*Note:* Do not create virtual pins for the clock or reset signals.

For Intel Agilex and Intel Stratix 10 E-tile devices, use the *E-Tile Channel Placement Tool* to get a valid pinout. Specify the transceiver mode as PMA direct - NRZ.

#### **Related Information**

[E-Tile Channel Placement Tool](https://www.intel.com/content/www/us/en/programmable/literature/hb/stratix-10/e-tile-channel-placement-tool.xlsx)

For E-tile devices, use the channel placement tool to assist you in making pin assignments.

### **3.8.3. Adding External Transceiver PLLs**

The JESD204B IP core variations that target an Intel Stratix 10 L-tile, Intel Stratix 10 H-tile, Intel Arria 10, or Intel Cyclone 10 GX FPGA device, require external transceiver PLLs for compilation. Select medium bandwidth for the PLL settings.

*Note:* For Intel Agilex and Intel Stratix 10 E-tile devices, the transceiver PLL is within the transceiver itself; so the design does not require external PLLs.

> JESD204B IP variations that target an Arria V, Cyclone V, or Stratix V FPGA device contain transceiver PLLs. Therefore, no external PLLs are required for compilation.

Intel recommends that you follow the PLL recommendations in the respective Transceiver PHY user guides based on the data rates.

*Note:* The PMA width is 20 bits for Hard PCS and 40 bits for Soft PCS.

#### **Related Information**

- [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)
- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)

### **3.8.4. Timing Constraints For Input Clocks**

When you generate the JESD204B IP variation, the Intel Quartus Prime software generates a Synopsys Design Constraints File (.sdc) that specifies the timing constraints for the input clocks to your IP.





When you generate the JESD204B IP, your design is not yet complete and the JESD204B IP is not yet connected in the design. The final clock names and paths are not yet known. Therefore, the Intel Quartus Prime software cannot incorporate the final signal names in the .sdc file that it automatically generates. Instead, you must manually modify the clock signal names in this file to integrate these constraints with the timing constraints for your full design.

This section describes how to integrate the timing constraints that the Intel Quartus Prime software generates with your IP into the timing constraints for your design.

The Intel Quartus Prime software automatically generates the altera jesd204.sdc file that contains the JESD204B IP's timing constraints.

Three clocks are created at the input clock port:

- JESD204B TX IP:
	- txlink\_clk
	- $-$  reconfig to  $xcvr[0]$  (for Arria V, Cyclone V, and Stratix V devices only)
	- $-$  reconfig clk (for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices only)
	- tx\_avs\_clk
- JESD204B RX IP:
	- rxlink\_clk
	- $-$  reconfig to  $xcvr[0]$  (for Arria V, Cyclone V, and Stratix V devices only)
	- $-$  reconfig clk (for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices only)
	- rx\_avs\_clk

In a functional system design, these clocks (except for  $reconfiq\ to\ xcvr[0]$  clock) are typically provided by the core PLL.

In the .sdc file for your project, make the following command changes:

- Specify the PLL clock reference pin frequency using the create\_clock command.
- Derive the PLL generated output clocks from the PLL Intel FPGA IP (for Arria V, Cyclone V and Stratix V) or IOPLL Intel FPGA IP (for Intel Arria 10 and Intel Cyclone 10 GX) using the derive pll clocks command.
- For Intel Stratix 10 devices, Intel FPGA IOPLL IP core has SDC file which derives the PLL clocks based on your PLL configurations. You need not add the derive pll clocks command into your top level SDC file."
- Comment out the create clock commands for the txlink clk, reconfig\_to\_xcvr[0] or reconfig\_clk, and tx\_avs\_clk, rxlink\_clk, and rx avs clk clocks in the altera jesd204.sdc file.
- Identify the base and generated clock name that correlates to the  $txlink$  clk, reconfig\_clk, and tx\_avs\_clk, rxlink\_clk, and rx\_avs\_clk clocks using the report clock command.
- Describe the relationship between base and generated clocks in the design using the set\_clock\_groups command.



After you complete your design, you must modify the clock names in your .sdc file to the full-design clock names, taking into account both the IP instance name in the full design, and the design hierarchy. Be careful when adding the timing exceptions based on your design, for example, when the JESD204B IP handles asynchronous timing between the txlink\_clk, rxlink\_clk, pll\_ref\_clk, tx\_avs\_clk, rx\_avs\_clk, and reconfig\_clk (for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 only) clocks.

The table below shows an example of clock names in the altera\_jesd204.sdc and input clock names in the user design. In this example, there is a dedicated input clock for the transceiver TX PLL and CDR at the  $refc1k$  pin. The device  $c1k$  is the input to the core PLL clkin pin. The IP and transceiver Avalon-MM interfaces have separate external clock sources with different frequencies.



### **Table 13. Example A**

However, if your design requires you to connect the  $rx\_avs\_clk$  and  $reconfig\_clk$ to the same clock, you need to put them in the same clock group.

The table below shows an example where the  $device\_clk$  in this design is an input into the transceiver refclk pin. The IP's Avalon-MM interface shares the same clock source as the transceiver management clock.

<sup>(16)</sup> For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 only.

<span id="page-35-0"></span>

### **Table 14. Example B**



# **3.9. JESD204B Intel FPGA IP Parameters**

### **Table 15. JESD204B Intel FPGA IP Parameters**



(17) For Intel Agilex, Intel Stratix 10, Intel Cyclone 10 GX, and Intel Arria 10 only.






<span id="page-37-0"></span>

<b>Parameter</b>	<b>Value</b>	<b>Description</b>
PLL/CDR Reference Clock Frequency	Variable	Set the transceiver reference clock frequency for PLL or CDR. • For Stratix V, Arria V, and Cyclone V devices, the frequency range available for you to choose depends on the PLL type and data rate that you select. For Intel Agilex, Intel Stratix 10, Intel Cyclone 10 GX, and Intel Arria 10 devices, the frequency range available for you to choose depends on the data rate.
VCCR GXB and VCCT GXB Supply Voltage for the Transceiver	1.1V $\bullet$ 1.0V	Select the supply voltage for the transceiver. For details about the minimum, typical, and maximum supply voltage specifications, refer to the Intel Stratix 10 Device Datasheet. Note: Available only for Intel Stratix 10 L-tile and H-tile devices.
Enable Bit reversal and Byte reversal	On, Off	The JESD204B IP uses four 10-bit symbols (denoted as symbol3, symbol2, symbol1, and symbol0) for the 8B/10B encoding scheme. Symbol0 is the first symbol to be shifted out through the serial link while symbol3 is the last symbol to be shifted out. Turn off this option to set the data transmission order to start from the least significant bit (Isb) of each symbol. For example, symbol0[0] is shifted out first, followed by symbol0[1], and so on
		until the entire symbol0 is shifted out. The transmission continues with symbol1[0] through symbol3[9]. Turn on this option to set the data transmission order to start from the most significant bit (Isb) of each symbol. For example, symbol0[9] is shifted out first, followed by symbol0[8], and so on until the entire symbol0 is shifted out. The transmission continues with symbol1[9] through symbol3[0].
Enable Transceiver Dynamic Reconfiguration	On, Off	Turn on this option to enable dynamic data rate change. For V series devices, when you enable this option, you need to connect the reconfiguration interface to the transceiver reconfiguration controller. (18) For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices, turn on this option to enable the Transceiver Native PHY reconfiguration
		interface.
Enable Native PHY Debug Master Endpoint (19)	On, Off	Turn on this option for the Transceiver Native PHY IP core to include an embedded Native PHY Debug Master Endpoint. This block connects internally to the Avalon-MM slave interface of the Transceiver Native PHY and can access the reconfiguration space of the transceiver. It can perform certain test and debug functions via JTAG using System Console. This parameter is valid only when you turn on the <b>Enable Transceiver</b>
		<b>Dynamic Reconfiguration parameter.</b> Note: Available only for Intel Agilex, Intel Stratix 10, Intel Cyclone 10
		GX, and Intel Arria 10 devices.
Share Reconfiguration Interface (19)	On, Off	When enabled, Transceiver Native PHY presents a single Avalon-MM slave interface for dynamic reconfiguration of all channels. In this configuration the upper address bits (Intel Stratix 10: $\lceil \log_2 < L \rangle$ +10:11]; Intel Arria 10/Intel Cyclone 10 GX: $\lceil log_2 < L > +9:10 \rceil$ of the reconfiguration address bus specify the selected channel. The upper address bits only exist when L>1. Address bits (Intel Stratix 10: [10:0]; Intel Arria 10/Intel Cyclone 10 GX: [9:0]) provide the register offset address within the reconfiguration space of the selected channel. L is the number of channel.
		continued

 $(18)$  To perform dynamic reconfiguration, you have to instantiate the Transceiver Reconfiguration Controller from the IP Catalog and connect it to the JESD204B IP core through the reconfig\_to\_xcvr and reconfig\_from\_xcvr interface.

<sup>(19)</sup> To support the Transceiver Toolkit in your design, you must turn on this option.























<span id="page-40-0"></span>*Note:* The **PMA Adaptation** parameters are available only for Intel Agilex and Intel Stratix 10 E-tile devices. For more information about the **PMA Adaptation** parameters, refer to the *PMA Adaptation* section in the *E-tile Transceiver PHY User Guide*.

#### **Related Information**

- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#jma1544556635033)
- [Performance and Resource Utilization](#page-13-0) on page 14

# **3.10. JESD204B IP Component Files**

The following table describes the generated files and other files that may be in your project directory. The names and types of generated files specified may vary depending on whether you create your design with VHDL or Verilog HDL.



#### **Table 16. Generated Files**

# **3.11. JESD204B IP Testbench**

The JESD204B IP includes a testbench to demonstrate a normal link-up sequence for the JESD204B IP with a supported configuration. The testbench also provides an example of how to control the JESD204B IP interfaces.

The testbench instantiates the JESD204B IP in duplex mode and connects with the Intel FPGA Transceiver PHY Reset Controller IP. Some configurations are preset and are not programmable in the JESD204B IP testbench. For example, the JESD204B IP always instantiates in duplex mode even if RX or TX mode is selected in the JESD204B parameter editor.

#### **Table 17. Preset Configurations for JESD204B IP Testbench**









# **Figure 8. JESD204B IP Testbench Block Diagram**

The external ATX PLL is present only in the JESD204B IP testbench targeting Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 L-tile and H-tile devices. For Intel Agilex and Intel Stratix 10 E-tile devices, the Transceiver PHY Reset Controller is within the transceiver block.



# **3.11.1. Generating and Simulating the IP Testbench**

You can simulate your JESD204B IP variation by using the provided IP demonstration testbench.

To use the JESD204B IP testbench, follow these steps:

- 1. Generate the simulation model. Refer to [Generating the Testbench Simulation](#page-42-0) [Model](#page-42-0) on page 43.
- 2. Simulate the testbench using the simulator-specific scripts that you have generated. Refer to [Simulating the IP Testbench](#page-42-0) on page 43.

<sup>(20)</sup> For the ATX PLL supported range of reference clock frequencies, refer to the respective device datasheet.



<span id="page-42-0"></span>*Note:* Some configurations are preset and are not programmable in the JESD204B IP testbench. For more details, refer to [JESD204B IP Testbench](#page-40-0) on page 41 or the README.txt file located in the <*example\_design\_directory*>/ip\_sim folder.

### **3.11.1.1. Generating the Testbench Simulation Model**

To generate the testbench simulation model, execute the generated script (*gen\_sim\_verilog.tcl* or *gen\_sim\_vhdl.tcl*) located in the <*example\_design\_directory*>/ip\_sim folder.

To run the Tcl script using the Intel Quartus Prime software, follow these steps:

- 1. Launch the Intel Quartus Prime software.
- 2. On the View menu, click **Utility Windows** ➤ **Tcl Console**.
- 3. In the **Tcl Console**, type cd <example\_design\_directory>/ip\_sim to go to the specified directory.
- 4. Type source gen\_sim\_verilog.tcl (Verilog) or source gen\_sim\_vhdl.tcl (VHDL) to generate the simulation files.

To run the Tcl script using the command line, follow these steps:

- 1. Obtain the Intel Quartus Prime software resource.
- 2. Type cd <example design directory>/ip sim to go to the specified directory.
- 3. Type quartus\_sh -t gen\_sim\_verilog.tcl (Verilog) or quartus\_sh -t gen sim vhdl.tcl (VHDL) to generate the simulation files.

# **3.11.1.2. Simulating the IP Testbench**

#### *Note:* VHDL is not supported in VCS simulator.

#### **Table 18. Simulation Setup Scripts**





# **Table 19. Simulation Run Scripts**



To simulate the testbench design using the ModelSim - Intel FPGA Edition/ModelSim - Intel FPGA Starter Edition, follow these steps:

- 1. Launch the ModelSim Intel FPGA Edition/ModelSim Intel FPGA Starter Edition.
- 2. On the File menu, click **Change Directory** ➤ **Select** <*example\_design\_directory*>**/ip\_sim/testbench/**<*simulator name*>.
- 3. On the File menu, click **Load** ➤ **Macro file**. Select **run\_altera\_jesd204\_tb.tcl**. This file compiles the design and runs the simulation automatically, providing a pass/fail indication on completion.

To simulate the testbench design using the Aldec Riviera-PRO simulator, follow these steps:

- 1. Launch the Aldec Riviera-PRO simulator.
- 2. On the File menu, click **Change Directory** ➤ **Select** <*example\_design\_directory*>**/ip\_sim/testbench/**<*simulator name*>.
- 3. On the Tool menu, click **Execute Macro**. Select **run\_altera\_jesd204\_tb.tcl**. This file compiles the design and runs the simulation automatically, providing a pass/fail indication on completion.

To simulate the testbench design using the VCS, VCS MX (in Linux), or Cadence simulators, follow these steps:

- 1. Launch the Synopsys VCS or VCS-MX, or Cadence NCSim or Xcelium Parallel simulator.
- 2. On the File menu, click **Change Directory** ➤ **Select** <*example\_design\_directory*>**/ip\_sim/testbench/**<*simulator name*>.
- 3. Run the **run\_altera\_jesd204\_tb.sh** file. This file compiles the design and runs the simulation automatically, providing a pass/fail indication on completion.





### **Related Information**

*[Simulating Intel FPGA Designs](http://www.altera.com/literature/hb/qts/qts_qii53025.pdf)* More information about Intel FPGA simulation models.

# **3.11.2. Testbench Simulation Flow**

The JESD204B testbench simulation flow:

- 1. At the start, the system is under reset (all the components are in reset).
- 2. After 100 ns, the Transceiver Reset Controller IP core power up and wait for the tx\_ready and rx\_ready signal from the Transceiver Reset Controller IP to assert.
- 3. After 500 ns (all devices except Intel Agilex and Intel Stratix 10 E-tile) or 1500 ns (Intel Agilex and Intel Stratix 10 E-tile devices), the reset signal of the JESD204B TX Avalon-MM interface is released (go HIGH). At the next positive edge of the link\_clk signal, the JESD204B TX link powers up by releasing its reset signal.
- 4. The JESD204B TX link starts transmitting K28.5 characters.
- 5. The reset signal of the JESD204B RX Avalon-MM interface is released (go HIGH). At the next positive edge of the link clk signal, the JESD204B RX link powers up by releasing its reset signal.
- 6. Once the link is out of reset, a *SYSREF* pulse is generated to reset the LMFC counter inside both the JESD204B TX and RX IP core.
- 7. When the txlink\_ready signal is asserted, the packet generator starts sending packets to the TX datapath.
- 8. The packet checker starts comparing the packet sent from the TX datapath and received at the RX datapath after the rxlink valid signal is asserted.
- 9. The testbench reports a pass or fail when all the packets are received and compared.

The testbench concludes by checking that all the packets have been received.

If no error is detected, the testbench issues a TESTBENCH PASSED message stating that the simulation was successful. If an error is detected, the testbench issues a TESTBENCH FAILED message to indicate that the testbench has failed.

*Note:* For Intel Stratix 10 L-tile and H-tile devices, reset deassertion staggering of TX/RX analog and digital reset happens before the assertion of TX/RX ready. The reset staggering may incur long simulation time. You may observe the staggering of TX and RX reset through tx\_analogreset\_stat, tx\_digitalreset\_stat, rx analogreset stat, and rx digitalreset stat respectively.





# **4. JESD204B IP Functional Description**

The JESD204B IP implements a transmitter (TX) and receiver (RX) block. Each block has two layers and consists of the following components:

- Media access control (MAC)—DLL block that consists of the link layer (link state machine and character replacement), CSR, Subclass 1 and 2 deterministic latency, scrambler or descrambler, and multiframe counter.
- Physical layer (PHY)—PCS and PMA block that consists of the 8B/10B encoder, word aligner, serializer, and deserializer.

You can specify the datapath and wrapper for your design and generate them separately.

The TX and RX blocks in the DLL utilizes the Avalon-ST interface to transmit or receive data and the Avalon-MM interface to access the CSRs. The TX and RX blocks operate on 32-bit data width per channel, where the frame assembly packs the data into four octets per channel. Multiple TX and RX blocks can share the clock and reset if the link rates are the same.

### **Figure 9. Overview of the JESD204B IP Block Diagram**

If your design uses hard PCS, the 8B/10B and word aligner blocks should be hard logic, but if your design uses soft PCS, the 8B/10B and word aligner blocks are soft logic.



Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





#### **Figure 10. JESD204B IP TX and RX Datapath Block Diagram**

The JESD204B IP uses the Avalon-ST source and sink interfaces, with unidirectional flow of data, to transmit and receive data on the FPGA fabric interface.



#### **32-Bit Architecture**

The JESD204B IP consist of 32-bit internal datapath per lane. This means that JESD204B IP expects the data samples to be assembled into 32-bit data (4 octets) per lane in the transport layer before sending the data to the Avalon-ST data bus. The JESD204B IP operates in the link clock domain. The link clock runs at (data rate/40) because it is operating in 32-bit data bus after 8B/10B encoding.

As the internal datapath of the core is 32 bits, the  $(F \times K)$  value must be in the order of 4 to align the multiframe length on a 32-bit boundary. Apart from this, the deterministic latency counter values such as LMFC counter, RX Buffer Delay (RBD) counter, and Subclass 2 adjustment counter is the link clock count instead of frame clock count.

#### **Avalon-ST Interface**

The JESD204B IP and transport layer in the design example use the Avalon-ST source and sink interfaces. There is no backpressure mechanism implemented in this core. The JESD204B IP expects continuous stream of data samples from the upstream device.

#### **Avalon-MM Interface**

The Avalon-MM slave interface provides access to internal CSRs. The read and write data width is 32 bits (DWORD access). The Avalon-MM slave is asynchronous to the txlink clk, txframe clk, rxlink clk, and rxframe clk clock domains. You





are recommended to release the reset for the CSR configuration space first. All runtime JESD204B configurations like L, F, M, N, N', CS, CF, and HD should be set before releasing the reset for link and frame clock domain.

Each write transfer has a *writeWaitTime* of 0 cycle while a read transfer has a *readWaitTime* of 1 cycle and *readLatency* of 1 cycle.

#### **Related Information**

#### *[Avalon Interface Specification](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)*

More information about the Avalon-ST and Avalon-MM interfaces, including timing diagrams.

# **4.1. Transmitter**

The transmitter block, which interfaces to DAC devices, takes one of more digital sample streams and converts them into one or more serial streams.

The transmitter performs the following functions:

- Data scrambling
- Frame or lane alignment
- Character generation
- Serial lane monitoring
- 8B/10B encoding
- Data serializer

#### **Figure 11. Transmitter Data Path Block Diagram**



The transmitter block consists of the following modules:

- TX CSR—manages the configuration and status registers.
- TX\_CTL—manages the SYNC\_N signal, state machine that controls the data link layer states, LMFC, and also the deterministic latency throughout the link.
- TX Scrambler and Data Link Layer—takes in 32 bits of data that implements the Initial Lane Alignment Sequence (ILAS), performs scrambling, lane insertion and frame alignment of characters.





# **4.1.1. TX Data Link Layer**

The JESD204B IP core TX data link layer includes three phases to establish a synchronized link—Code Group Synchronization (CGS), Initial Lane Synchronization (ILAS), and User Data phase.

# **4.1.1.1. TX CGS**

The CGS phase is achieved through the following process:

- Upon reset, the converter device (RX) issues a synchronization request by driving SYNC N low. The JESD204B TX IP core transmits a stream of  $/K/ = /K28.5/$ symbols. The receiver synchronizes when it receives four consecutive /K/ symbols.
- For Subclass 0, the RX converter devices deassert SYNC\_N signal at the frame boundary. After all receivers have deactivated their synchronization requests, the JESD204B TX IP core continues to emit /K/ symbols until the start of the next frame. The core proceeds to transmit ILAS data sequence or encoded user data if csr\_lane\_sync\_en signal is disabled.
- For Subclass 1 and 2, the RX converter devices deassert SYNC\_N signal at the LMFC boundary. After all receivers deactivate the SYNC\_N signal, the JESD204B TX IP core continues to transmit /K/ symbols until the next LMFC boundary. At the next LMFC boundary, the JESD204B IP core transmits ILAS data sequence. (There is no programmability to use a later LMFC boundary.)

# **4.1.1.2. TX ILAS**

When lane alignment sequence is enabled through the  $csr$  lane  $sync$  en register, the ILAS sequence is transmitted after the CGS phase. The ILAS phase takes up four multiframes. For Subclass 0 mode, you can program the CSR (csr\_ilas\_multiframe) to extend the ILAS phase to a maximum of 256 multiframes before transitioning to the encoded user data phase. The ILAS data is not scrambled regardless of whether scrambling is enabled or disabled.

The multiframe has the following structure:

- Each multiframe starts with a /R/ character (K28.0) and ends with a /A/ character (K28.3)
- The second multiframe transmits the ILAS configuration data. The multiframe starts with /R/ character (K28.0), followed by /Q/ character (K28.4), and then followed by the link configuration data, which consists of 14 octets as illustrated in the table below. It is then padded with dummy data and ends with /A/ character (K28.3), marking the end of multiframe.
- Dummy octets are an 8-bit counter and is always reset when it is not in ILAS phase.
- For a configuration of more than four multiframes, the multiframe follows the same rule above and is padded with dummy data in between /R/ character and /A/ character.







# **Table 20. Link Configuration Data Transmitted in ILAS Phase**



<sup>(21)</sup> Applies to Subclass 2 only.

*4. JESD204B IP Functional Description* **UG-01142 | 2020.03.03**



The JESD204B TX IP core also supports debug feature to continuously stay in ILAS phase without exiting. You can enable this feature by setting the bit in csr\_ilas\_loop register. There are two modes of entry:

- RX asserts SYNC\_N and deasserts it after CGS phase. This activity triggers the ILAS phase and the CSR stays in ILAS phase indefinitely until this setting changes.
- Link reinitialization through CSR is initiated. The JESD204B IP core transmits /K/ character and causes the RX converter to enter CGS phase. After RX deasserts SYNC\_N, the CSR enters ILAS phase and stays in that phase indefinitely until this setting changes.

In ILAS loop, the multiframe transmission is the same where /R/ character (K28.0) marks the start of multiframe and /A/ character (K28.3) marks the end of multiframe, with dummy data in between. The dummy data is an increment of Dx.y.

#### **4.1.1.3. User Data Phase**

During the user data phase, character replacement at the end of frame and end of multiframe is opportunistically inserted so that there is no additional overhead for data bandwidth.

#### **Character replacement for non-scrambled data**

The character replacement for non-scrambled mode in the IP core follows these JESD204B specification rules:

- At end of frame (not coinciding with end of multiframe), which equals the last octet in the previous frame, the transmitter replaces the octet with /F/ character (K28.7). However, the original octet is encoded if an alignment character was transmitted in the previous frame.
- At the end of a multiframe, which equals to the last octet in the previous frame, the transmitter replaces the octet with /A/ character (K28.3), even if a control character was already transmitted in the previous frame.

For devices that do not support lane synchronization, only /F/ character replacement is done. At every end of frame, regardless of whether the end of multiframe equals to the last octet in previous frame, the transmitter encodes the octet as /F/ character (K28.7) if it fits the rules above.

#### **Character replacement for scrambled data**

The character replacement for scrambled data in the IP core follows these JESD204B specification rules:

- At end of frame (not coinciding with end of multiframe), which equals to 0xFC (D28.7), the transmitter encodes the octet as /F/ character (K28.7).
- At end of multiframe, which equals to 0x7C, the transmitter replaces the current last octet as /A/ character (K28.3).

For devices that do not support lane synchronization, only /F/ character replacement is done. At every end of frame, regardless of whether the end of multiframe equals to 0xFC (D28.7), the transmitter encodes the octet as  $/F/$  character (K28.7) if it fits the rules above.





# **4.1.2. TX PHY Layer**

The 8B/10B encoder encodes the data before transmitting them through the serial line. The 8B/10B encoding has sufficient bit transition density (3-8 transitions per 10 bit symbol) to allow clock recovery by the receiver. The control characters in this scheme allow the receiver to:

- synchronize to 10-bit boundary.
- insert special character to mark the start and end of frames and start and end of multiframes.
- detect single bit errors.

The JESD204B IP core supports transmission order from MSB first as well as LSB first. For MSB first transmission, the serialization of the left-most bit of 8B/10B code group (bit "a") is transmitted first.

# **4.2. Receiver**

The receiver block, which interfaces to ADC devices, receives the serial streams from one or more TX blocks and converts the streams into one or more sample streams.

The receiver performs the following functions:

- Data deserializer
- 8B/10B decoding
- Lane alignment
- Character replacement
- Data descrambling

#### **Figure 12. Receiver Data Path Block Diagram**



The receiver block includes the following modules:





- RX CSR—manages the configuration and status registers.
- RX CTL—manages the SYNC N signal, state machine that controls the data link layer states, LMFC, and also the buffer release, which is crucial for deterministic latency throughout the link.
- RX Scrambler and Data Link Layer-takes in 32 bits of data that decodes the ILAS, performs descrambling, character replacement as per the JESD204B specification, and error detection (code group error, frame and lane realignment error).

# **4.2.1. RX Data Link Layer**

The JESD204B IP core RX data link layer buffers incoming user data on all lanes until the RX elastic buffers can be released. Special character substitution are done in the TX link so that the RX link can execute frame and lane alignment monitoring based on the JESD204B specification.

#### **4.2.1.1. RX CGS**

The CGS phase is the link up phase that monitors the detection of /K28.5/ character.

The CGS phase is achieved through the following process:

- Once the word boundary is aligned, the RX PHY layer detects the /K28.5/ 20-bit boundary and indicate that the character is valid.
- The receiver deasserts SYNC\_N on the next frame boundary (for Subclass 0) or on the next LMFC boundary (for Subclass 1 and 2) after the reception of four successive /K/ characters.
- After correct reception of another four 8B/10B characters, the receiver assumes full code group synchronization. Error detected in this state machine is the code group error. Code group error always trigger link reinitialization through the assertion of SYNC\_N signal and this cannot be disabled through the CSR. The CS state machine is defined as CS\_INIT, CS\_CHECK, and CS\_DATA.
- The minimum duration for a synchronization request on the SYNC N is five frames plus nine octets.

#### **4.2.1.2. Frame Synchronization**

After CGS phase, the receiver assumes that the first non-/K28.5/ character marks the start of frame and multiframe. If the transmitter emits an initial lane alignment sequence, the first non-/K28.5/ character is /K28.0/. Similar to the JESD204B TX IP core, the  $\text{csr}\_\text{lane}\_\text{sync}\_\text{en}$  is set to 1 by default, thus the RX core detects the /K/ character to /R/ character transition. If the  $csr$  lane sync en is set to 0, the RX core detects the /K/ character to the first data transition. An ILAS error and unexpected /K/ character is flagged if either one of these conditions are violated.

When  $\text{csr\_lane\_sync\_en}$  is set to 0, you have to disable data checking for the first 16 octets of data as the character replacement block takes 16 octets to recover the end-of-frame pointer for character replacement. When  $csr$  lane sync en is set to 1 (default JESD204B setting), the number of octets to be discarded depends on the scrambler or descrambler block.

The receiver assumes that a new frame starts in every F octets. The octet counter is used for frame alignment and lane alignment.



#### **Related Information**

[Scrambler/Descrambler](#page-58-0) on page 59

# **4.2.1.3. Frame Alignment**

The frame alignment is monitored through the alignment character /F/. The transmitter inserts this character at the end of frame. The /A/ character indicates the end of multiframe. The character replacement algorithm depends on whether scrambling is enabled or disabled, regardless of the csr\_lane\_sync\_en register setting.

The alignment detection process:

- If two successive valid alignment characters are detected in the same position other than the assumed end of frame—without receiving a valid or invalid alignment character at the expected position between two alignment characters the receiver realigns its frame to the new position of the received alignment characters.
- If lane realignment can result in frame alignment error, the receiver issues an error.

In the JESD204B RX IP core, the same flexible buffer is used for frame and lane alignment. Lane realignment gives a correct frame alignment because lane alignment character doubles as a frame alignment character. A frame realignment can cause an incorrect lane alignment or link latency. The course of action is for the RX to request for reinitialization through SYNC\_N. <sup>(22)</sup>

# **4.2.1.4. Lane Alignment**

After the frame synchronization phase has entered FS DATA, the lane alignment is monitored via /A/ character (/K28.3/) at the end of multiframe. The first /A/ detection in the ILAS phase is important for the RX core to determine the minimum RX buffer release for inter-lane alignment. There are two types of error that is detected in lane alignment phase:

- Arrival of /A/ character from multiple lanes exceed one multiframe.
- Misalignment detected during user data phase.

The realignment rules for lane alignment are similar to frame alignment:

- If two successive and valid /A/ characters are detected at the same position other than the assumed end of multiframe—without receiving a valid/invalid /A/ character at the expected position between two /A/ characters—the receiver aligns the lane to the position of the newly received /A/ characters.
- If a recent frame alignment causes the loss of lane alignment, the receiver realigns the lane frame—which is already at the position of the first received /A/ character—at the unexpected position.

<sup>(22)</sup> Dynamic frame realignment and correction is not supported.



# **4.2.1.5. ILAS Data**

The JESD204B RX IP core captures 14 octets of link configuration data that are transmitted on the 2<sup>nd</sup> multiframe of the ILAS phase. The receiver waits for the reception of /Q/ character that marks the start of link configuration data and then latch it into ILAS octets, which are per lane basis. You can read the 14 octets captured in the link configuration data through the CSR. You need to first set the csr\_ilas\_data\_sel register to select which link configuration data lane it is trying to read from. Then, proceed to read from the csr\_ilas\_octet register.

#### **4.2.1.6. Initial Lane Synchronization**

The receivers in Subclass 1 and Subclass 2 modes store data in a memory buffer (Subclass 0 mode does not store data in the buffer but immediately releases them on the frame boundary as soon as the latest lane arrives.). The RX IP core detects the start of multiframe of user data per lane and then wait for the latest lane data to arrive. The latest data is reported as RBD count  $(\text{csr rbd count})$  value which you can read from the status register. This is the earliest release opportunity of the data from the deskew FIFO (referred to as RBD offset).

The JESD204B RX IP core supports RBD release at 0 offset and also provides programmable offset through RBD count. By default, the RBD release can be programmed through the csr\_rbd\_offset to release at the LMFC boundary. If you want to implement an early release mechanism, program it in the csr\_rbd\_offset register. The csr\_rbd\_offset and csr\_rbd\_count is a counter based on the link clock boundary (not frame clock boundary). Therefore, the RBD release opportunity is at every four octets.









# **4.2.2. RX PHY Layer**

The word aligner block identifies the MSB and LSB boundaries of the 10-bit character from the serial bit stream. Manual alignment is set because the /K/ character must be detected in either LSB first or MSB first mode. When the programmed word alignment pattern is detected in the current word boundary, the PCS indicates a valid pattern in the rx\_sync\_status (mapped as pcs\_valid to the IP core). The code synchronization state is detected after the detection of the /K/ character boundary for all lanes.

In a normal operation, whenever synchronization is lost, the JESD204B RX IP core always return back to the CS\_INIT state where the word alignment is initiated. For debug purposes, you can bypass this alignment by setting the csr\_patternalign\_en register to 0.

The 8B/10B decoder decode the data after receiving the data through the serial line. The JESD204B IP core supports transmission order from MSB first as well as LSB first.

The PHY layer can detect 8B/10B not-in-table (NIT) error and also running disparity error.

# **4.3. Operation**

JESD204B Intel® FPGA IP User Guide **[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20JESD204B%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01142%202020.03.03)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)**





# **4.3.1. Operating Modes**

The JESD204B IP core supports Subclass 0, 1, and 2 operating modes.

### **4.3.1.1. Subclass 0 Operating Mode**

The JESD204B IP core maintains a LMFC counter that counts from 0 to  $(F \times K/4)-1$ and wraps around again. The LMFC counter starts counting at the deassertion of *SYNC\_N* signal from multiple DACs after synchronization. This is to align the LMFC counter upon transmission and can only be done after all the converter devices have deasserted its synchronization request signal.

### **4.3.1.2. Subclass 1 Operating Mode**

The JESD204B IP core maintains a LMFC counter that counts from 0 to  $(F \times K/4)-1$ and wraps around again. The LMFC counter resets within two link clock cycles after converter devices issue a common *SYSREF* frequency to all the transmitters and receivers. The *SYSREF* frequency must be the same for converter devices that are grouped and synchronized together.

#### **Table 21. Example of SYSREF Frequency Calculation**

In this example, you can choose to perform one of the following options:

- provide two *SYSREF* and device clock, where the ADC groups share both the device clock and *SYSREF* (18.75 MHz and 9.375 MHz)
- provide one *SYSREF* (running at 9.375 MHz) and device clock for all the ADC and DAC groups because the *SYSREF* period in the DAC is a multiplication of *n* integer.



# **4.3.1.3. Subclass 2 Operating Mode**

The JESD204B IP core maintains a LMFC counter that counts from 0 to  $(F \times K/4)-1$ and wraps around again. The LMFC count starts upon reset and the logic device always acts as the timing master. To support Subclass 2 for multi-link device, you must deassert the resets for all JESD204B IP core links synchronously at the same clock edge. This deassertion ensures that the internal LMFC vaunter is aligner across multi-link. The converters adjust their own internal LMFC to match the master's counter. The alignment of LMFC within the system relies on the correct alignment of SYNC N signal deassertion at the LMFC boundary.

The alignment of LMFC to RX logic is handled within the TX converter. The RX logic releases SYNC\_N at the LMFC tick and the TX converter adjust its internal LMFC to match the RX LMFC.





For the alignment of LMFC to the TX logic, the JESD204B TX IP core samples SYNC\_N from the DAC receiver and reports the relative phase difference between the DAC and TX logic device LMFC in the TX CSR (dbg\_phadj, dbg\_adjdir, and dbg\_adjcnt). Based on the reported value, you can calculate the adjustment required. Then, to initiate the link reinitialization through the CSR, set the value in the TX CSR (csr\_phadj, csr\_adjdir, and csr\_adjcnt). The values on the phase adjustment are embedded in bytes 1 and 2 of the ILAS sequence that is sent to the DAC during link initialization. On the reception of the ILAS, the DAC adjusts its LMFC phase by step count value and sends back an error report with the new LMFC phase information. This process may be repeated until the LMFC at the DAC and the logic device are aligned.

#### **Table 22. dbg\_phadj, dbg\_adjdir and dbg\_adjcnt Values for Different SYNC\_N Deassertions**



# **Figure 14. Timing Diagram Example for Case 1**





<sup>(23)</sup> No adjustment is required.



**Figure** 

#### <span id="page-58-0"></span>**Figure 15. Timing Diagram Example for Case 2**





# **4.3.2. Scrambler/Descrambler**

Both the scrambler and descrambler are designed in a 32-bit parallel implementation and the scrambling/descrambling order starts from first octet with MSB first.

The JESD204B TX and RX IP core support scrambling by implementing a 32-bit parallel scrambler in each lane. The scrambler and descrambler are located in the JESD204B IP MAC interfacing to the Avalon-ST interface. You can enable or disable scrambling and this option applies to all lanes. Mixed mode operation, where scrambling is enabled for some lanes, is not permitted.

The scrambling polynomial:

 $1 + x^{14} + x^{15}$ 

The descrambler can self-synchronize in eight octets. In a typical application where the reset value of the scrambler seed is different from the converter device to FPGA logic device, the correct user data is recovered in the receiver in two link clocks (due to the 32-bit architecture). The PRBS pattern checker on the transport layer should always disable checking of the first eight octets from the JESD204B RX IP core.





# **4.3.3. SYNC\_N Signal**

For Subclass 0 implementation, the SYNC\_N signal from the DAC converters in the same group path must be combined.

In some applications, multiple converters are grouped together in the same group path to sample a signal (referred as multipoint link). The FPGA can only start the LMFC counter and its transition to ILAS after all the links deassert the synchronization request. The JESD204B TX IP core provides three signals to facilitate this application. The SYNC\_N is the direct signal from the DAC converters. The error signaling from SYNC\_N is filtered and sent out as dev\_sync\_n signal. For Subclass 0, you need to multiplex all the dev sync n signals in the same multipoint link and then input them to the IP core through mdev sync n signal.

#### **Figure 17. Subclass 0 — Combining the SYNC\_N Signal for JESD204B TX IP Core**



#### *Note:*

1. SYNC\* is not associated to SYNC\_N in the JESD204B specification. SYNC\* refers to JESD204A (Subclass 0) converter devices that may support synchronization via additional SYNC signalling.

For Subclass 1 implementation, you may choose to combine or not to combine the SYNC\_N signal from the converter device. If you implement two ADC converter devices as a multipoint link and one of the converter is unable to link up, the functional link still operates. You must manage the trace length for the SYSREF signal and also the differential pair to minimize skew.





The SYNC N is the direct signal from the DAC converters. The error signaling from SYNC\_N is filtered and sent out as dev\_sync\_n output signal. The dev\_sync\_n signal from the JESD204B TX IP core must loopback into the mdev\_sync\_n signal of the same instance without combining the SYNC\_N signal.

You must set the same RBD offset value (csr\_rbd\_offset) to all the JESD204B RX IP cores within the same multipoint link for the RBD release (the latest lane arrival for each of the links). The JESD204B RX IP core deskews and outputs the data when the RBD offset value is met. The total latency is consistent in the system and is also the same across multiple resets. Setting a different RBD offset to each link or setting an early release does not guarantee deterministic latency and data alignment.

**Figure 18. Subclass 1 — Combining the SYNC\_N Signal for JESD204B TX IP Core**



#### **Related Information**

[Programmable RBD Offset](#page-149-0) on page 150

# **4.3.4. Link Reinitialization**

The JESD204B TX and RX IP core support link reinitialization.



There are two modes of entry for link reinitialization:

- Hardware initiated link reinitialization:
	- $-$  For TX, the reception of SYNC N for more than five frames and nine octets triggers link reinitialization.
	- For RX, the loss of code group synchronization, frame alignment and lane alignment errors cause the IP core to assert SYNC\_N and request for link reinitialization.
- Software initiated link reinitialization—both the TX and RX IP core allow software to request for link reinitialization.
	- For TX, the IP core transmits /K/ character and wait for the receiver to assert SYNC N to indicate that it has entered CS INIT state.
	- $-$  For RX, the IP core asserts  $S$  YNC<sub>N</sub> to request for link reinitialization.

Hardware initiated link reinitialization can be globally disabled through the csr\_link\_reinit\_disable register for debug purposes.

Hardware initiated link reinitialization can be issued as interrupt depending on the error type and interrupt error enable. If lane misalignment has been detected as a result of a phase change in local timing reference, the software can rely on this interrupt trigger to initiates a LMFC realignment. The realignment process occurs by first resampling *SYSREF* and then issuing a link reinitialization request.

# **4.3.5. Link Startup Sequence**

Set the run-time LMF configuration when the txlink\_rst\_n or rxlink\_rst\_n signals are asserted. Upon txlink rst\_n or rxlink\_rst\_n deassertion, the JESD204B IP core begins operation. The following sections describe the detailed operation for each subclass mode.

#### **TX (Subclass 0)**

Upon reset deassertion, the JESD204B TX IP core is in CGS phase. SYNC\_N deassertion from the converter device enables the JESD204B TX IP core to exit CGS phase and enter ILAS phase (if csr\_lane\_sync\_en = 1) or User Data phase (if  $\text{csr\_lane\_sync\_en} = 0$ ).

#### **TX (Subclass 1)**

Upon reset deassertion, the JESD204B TX IP core is in CGS phase. SYNC\_N deassertion from the converter device enables the JESD204B TX IP core to exit CGS phase. The IP core ensures that at least one *SYSREF* rising edge is sampled before exiting CGS phase and entering ILAS phase. This is to prevent a race condition where the SYNC\_N is deasserted before *SYSREF* is sampled. *SYSREF* sampling is crucial to ensure deterministic latency in the JESD204B Subclass 1 system.

#### **TX (Subclass 2)**

Similar to Subclass 1 mode, the JESD204B TX IP core is in CGS phase upon reset deassertion. The LMFC alignment between the converter and IP core starts after SYNC\_N deassertion. The JESD204B TX IP core detects the deassertion of SYNC\_N and compares the timing to its own LMFC. The required adjustment in the link clock domain is updated in the register map. You need to update the final phase adjustment





value in the registers for it to transfer the value to the converter during the ILAS phase. The DAC adjusts the LMFC phase and acknowledge the phase change with an error report. This error report contains the new DAC LMFC phase information, which allows the loop to iterate until the phase between them is aligned.

#### **RX (Subclass 0)**

The JESD204B RX IP core drives and holds SYNC\_N (dev\_sync\_n signal) low when it is in reset. Upon reset deassertion, the JESD204B RX IP core checks if there is sufficient /K/ character to move its state machine out of synchronization request. Once sufficient /K/ character is detected, the IP core deasserts SYNC\_N.

#### **RX (Subclass 1)**

The JESD204B RX IP core drives and holds the SYNC\_N (dev\_sync\_n signal) low when it is in reset. Upon reset deassertion, the JESD204B RX IP core checks if there is sufficient /K/ character to move its state machine out of synchronization request. The IP core also ensures that at least one *SYSREF* rising edge is sampled before deasserting SYNC\_N. This is to prevent a race condition where the SYNC\_N is deasserted based on internal free-running LMFC count instead of the updated LMFC count after *SYSREF* is sampled.

#### **RX (Subclass 2)**

The JESD204B RX IP core behaves the same as in Subclass 1 mode. In this mode, the logic device is always the master timing reference. Upon SYNC\_N deassertion, the ADC adjusts the LMFC timing to match the IP core.

# **4.3.6. Error Reporting Through SYNC\_N Signal**

The JESD204B TX IP core can detect error reporting through SYNC\_N when SYNC\_N is asserted for two frame clock periods (if  $F \ge 2$ ) or four frame clock periods (if  $F = 1$ ). When the downstream device reports an error through  $SYNC$  N, the TX IP core issues an interrupt. The TX IP core samples the SYNC N pulse width using the link clock.

For a special case of  $F = 1$ , two frame clock periods are less than one link clock. Therefore, the error signaling from the receiver may be lost. You must program the converter device to extend the SYNC\_N pulse to four frame clocks when  $F = 1$ .

The JESD204B RX IP core does not report an error through SYNC\_N signaling. Instead, the RX IP core issues an interrupt when any error is detected.

You can check the csr\_tx\_err, csr\_rx\_err0, and csr\_rx\_err1 register status to determine the error types.

# **4.4. Clocking Scheme**

This section describes the clocking scheme for the JESD204B IP core and transceiver.





### **Table 23. JESD204B IP Core Clocks**





<span id="page-64-0"></span>

#### **Related Information**

- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) Provides information about design examples for Arria V, Cyclone V, Stratix V, and Intel Arria 10 devices using Intel Quartus Prime Standard Edition software.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#sss1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#sss1463109633056)
- [JESD204B Intel Cyclone 10 GX FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#sss1463109633056)
- [JESD204B Intel Agilex FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/cri1568689328673.html#lct1568701104461)

# **4.4.1. Device Clock**

In a converter device, the sampling clock is typically the device clock.

For the JESD204B IP in an FPGA logic device, you need one or two reference clocks as shown in [Figure 19](#page-65-0) on page 66 and [Figure 20](#page-66-0) on page 67. In the single reference clock design, the device clock is used as the transceiver PLL reference clock and also the core PLL reference clock. In the dual reference clock design, the device clock is used as the core PLL reference clock and the other reference clock is used as the transceiver PLL reference clock. The available frequency depends on the PLL type, bonding option, number of lanes, and device family. During IP core generation, the Intel Quartus Prime software recommends the available reference frequency for the transceiver PLL and core PLL based on user selection.

*Note:* Due to the clock network architecture in the FPGA, Intel recommends that you use the device clock to generate the link clock and use the link clock as the timing reference. You need to use the PLL Intel FPGA IP core (in Arria V, Cyclone V, and Stratix V devices) or IOPLL Intel FPGA IP core (in Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices) to generate the link clock and frame clock. The link clock is used in the JESD204B IP (MAC) and the transport layer. You are recommended to supply the reference clock source through a dedicated reference clock pin.

> Based on the JESD204B specification for Subclass 1, the device clock is the timing reference and is source synchronous with *SYSREF*. To achieve deterministic latency, match the board trace length of the SYSREF signal with the device clock. Maintain a constant phase relationship between the device clock and SYSREF signal pairs going to the FPGA and converter devices. Ideally, the SYSREF pulses from the clock generator



<span id="page-65-0"></span>

should arrive at the FPGA and converter devices at the same time. To avoid half link clock latency variation, you must supply the device clock at the same frequency as the link clock.

The JESD204B protocol does not support rate matching. Therefore, you must ensure that the TX or RX device clock  $(pll \text{ref} \text{clk})$  and the PLL reference clock that generates link clock (txlink\_clk or rxlink\_clk) and frame clock (txframe\_clk or rxframe clk) have 0 ppm variation. Both PLL reference clocks should come from the same clock chip.

#### **Figure 19. JESD204B Subsystem with Shared Transceiver Reference Clock and Core Clock**

*Note:* This diagram is not applicable for Intel Agilex and Intel Stratix 10 E-tile devices.



#### *Notes:*

1. The device clock to the Intel core PLL and SYSREF must be trace matched. The device clock to the converter device and SYSREF must be trace matched. The phase offset between the SYSREF to the FPGA and converter devices should be minimal.

2. For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 L-tile and H-tile devices, the transceiver PLL is outside of the JESD204B IP. For Arria V, Cyclone V, and Stratix V devices, the transceiver PLL is part of the JESD204B IP.

3. The core PLL provides the link clock and frame clock. The link clock and frame clock must be synchronous. The AVS clock (e.g. mgmt\_clk) can be asynchronous to the link and frame clock.





#### <span id="page-66-0"></span>**Figure 20. JESD204B Subsystem with Separate Transceiver Reference Clock and Core Clock**



#### *Notes:*

1. The device clock to the Intel core PLL and SYSREF must be trace matched. The device clock to the converter device and SYSREF must be trace matched. The phase offset between the SYSREF to the FPGA and converter devices should be minimal.

2. For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 L-tile and H-tile devices, the transceiver PLL is outside of the JESD204B IP core.

For Arria V, Cyclone V, Stratix V, and Intel Stratix 10 E-tile devices, the transceiver PLL is part of the JESD204B IP core.

3. The core PLL provides the link clock and frame clock. The link clock and frame clock must be synchronous. The AVS clock (e.g. mgmt\_clk) can be asynchronous to the link and frame clock.

4. You must use a dedicated reference clock input for the core PLL to compensate the FPGA clock network latency. This ensures that SYSREF is captured without any cycle variation.

#### **Related Information**

[Clock Correlation](#page-68-0) on page 69

# **4.4.2. Link Clock**

The device clock is the timing reference for the JESD204B system.

Due to the clock network architecture in the FPGA, JESD204B IP core does not use the device clock to clock the SYSREF signal because the GCLK or RCLK is not fully compensated. You are recommended to use the PLL Intel FPGA IP core (in Arria V, Cyclone V, and Stratix V devices) or IOPLL Intel FPGA IP core (in Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices) to generate both the link clock and frame clock. The PLL Intel FPGA IP core must operate in **normal mode** or **source synchronous mode** and uses a dedicated reference clock pin as the input reference clock source to achieve the following state:

- the GCLK and RCLK clock network latency is fully compensated.
- the link clock and frame clock at the registers are phase-aligned to the input of the clock pin.

To provide consistency across the design regardless of frame clock and sampling clock, the link clock is used as a timing reference.

The PLL Intel FPGA IP core should provide both the frame clock and link clock from the same PLL as these two clocks are treated as synchronous in the design.

For Subclass 0 mode, the device clock is not required to sample the SYSREF signal edge. The link clock does not need to be phase compensated to capture SYSREF. Therefore, you can generate both the link clock and frame clock using direct mode in



<span id="page-67-0"></span>

the PLL Intel FPGA IP core. If  $F = 4$ , where link clock is the same as the frame clock, you can use the parallel clock output from the transceiver (txphy\_clk or rxphy\_clk signal) except when the PCS option is in PMA Direct mode.

### **Related Information**

[Clock Correlation](#page-68-0) on page 69

# **4.4.3. Local MultiFrame Clock**

The Local MultiFrame Clock (LMFC) is a counter generated from the link clock and depends on the F and K parameter.

The K parameter must be set between 1 to 32 and meet the requirement of at least a minimum of 17 octets and a maximum of 1024 octets in a single multiframe. In a 32 bit architecture, the K  $\times$  F must also be in the order of four.

In a Subclass 1 deterministic latency system, the *SYSREF* frequency is distributed to the devices to align them in the system. The *SYSREF* resets the internal LMFC clock edge when the sampled *SYSREF* signal's rising edge transition from 0 to 1. Due to source synchronous signaling of *SYSREF* with respect to the device clock sampling (provided from the clock chip), the JESD204B IP core does not directly use the device clock to sample *SYSREF* but instead uses the link clock to sample *SYSREF*. Therefore, the Intel FPGA PLL IP core that provides the link clock must to be in **normal mode** to phase-compensate the link clock to the device clock.

Based on hardware testing, to get a fixed latency, at least 32 octets are recommended in an LMFC period so that there is a margin to tune the RBD release opportunity to compensate any lane-to-lane deskew across multiple resets. If  $F = 1$ , then  $K = 32$  is optimal as it provides enough margin for system latency variation. If  $F = 2$ , then  $K =$ 16 and above (18/20/22/24/26/28/30/32) is sufficient to compensate lane-to-lane deskew.

The JESD204B IP core implements the local multiframe clock as a counter that increments in link clock counts. The local multiframe clock counter is equal to (F  $\times$ K/4) in link clock as units. The rising edge of *SYSREF* resets the local multiframe clock counter to 0. There are two CSR bits that controls *SYSREF* sampling.

- csr\_sysref\_singledet—resets the local multiframe clock counter once and automatically cleared after *SYSREF* is sampled. This register also prevents CGS exit to bypass *SYSREF* sampling.
- csr\_sysref\_alwayson—resets the local multiframe clock counter at every rising edge of *SYSREF* that it detects. This register also enables the *SYSREF* period checker. If the provided *SYSREF* period violates the F and K parameter, an interrupt is triggered. However, this register does not prevent *CGS-SYSREF* race condition.

The following conditions occur if both CSR bits are set:

- resets the local multiframe clock counter at every rising edge of *SYSREF*.
- prevents *CGS-SYSREF* race condition.
- checks *SYSREF* period.

#### **Related Information**

[Clock Correlation](#page-68-0) on page 69



# <span id="page-68-0"></span>**4.4.4. Clock Correlation**

This section describes the clock correlation between the device clock, link clock, frame clock, and local multiframe clock.

### **Example 1**

Targeted Device with LMF=222, K=16 and Data rate =  $6.5$  Gbps

Device Clock Selected = 325 MHz (obtained during IP core generation)

Link Clock =  $6.5$  GHz/40 =  $162.5$  MHz

Frame Clock =  $6.5$  GHz/(10x2) = 325 MHz

Local Multiframe Clock =  $325$  MHz /  $16 = 20.3125$  MHz

SYSREF Frequency = Local Multiframe Clock / n; (n = integer; 1, 2, ...)

Local Multiframe Clock Counter =  $(F \times K/4) = (2 \times 16/4) = 8$  link clocks  $^{(24)}$ 

#### **Example 2**

Targeted Device with LMF=244, K=16 and Data rate =  $5.0$  Gbps

Device Clock Selected = 125 MHz (obtained during IP core generation)

Link Clock = 5 GHz/40 = 125 MHz  $(25)$ 

Frame Clock = 5 GHz  $/(10\times4)$  = 125 MHz  $(25)$ 

Local Multiframe Clock =  $125$  MHz /  $16 = 7.8125$  MHz

SYSREF Frequency = Local Multiframe Clock / n; (n = integer; 1, 2, …)

Local Multiframe Clock Counter =  $(F \times K/4) = (4 \times 16/4) = 16$  link clocks  $^{(24)}$ 

#### **Example 3**

Targeted Device with LMF=421, K=32 and Data rate =  $10.0$  Gbps Device Clock Selected = 250 MHz (obtained during IP core generation) Link Clock =  $10$  GHz/40 =  $250$  MHz Frame Clock = 10 GHz/ $(10×1)$  = 1 GHz  $^{(26)}$ 

 $(26)$  In this example, the frame clock may not be able to run up to 1 GHz in the FPGA fabric. The JESD204B transport layer in the design example supports running the data stream of half rate  $(1 GHz/2 = 500 MHz)$ , at two times the data bus width or of quarter rate  $(1 GHz/4 = 250 MHz)$ , at four times the data bus width.



<sup>(24)</sup> Eight link clocks mean that the local multiframe clock counts from values 0 to 7 and then loops back to 0.

<sup>(25)</sup> The link clock and frame clock are running at the same frequency. You only need to generate one clock from the Intel FPGA PLL or Intel FPGA IO PLL IP core.



Local Multiframe Clock =  $1$  GHz / 32 = 31.25 MHz SYSREF Frequency = Local Multiframe Clock / n; (n = integer; 1, 2, …) Local Multiframe Clock Counter =  $(F \times K/4) = (1 \times 32/4) = 8$  link clocks <sup>[\(24\)](#page-68-0)</sup> **Example 4 (When F=3, for Intel Stratix 10 devices only)** Targeted Device with LMF=883, K=32 and Data rate =  $12.0$  Gbps Device Clock Selected = 300 MHz (obtained during IP core generation) Link Clock =  $12$  GHz/40 = 300 MHz Frame Clock = 12 GHz/( $10 \times 3$ ) = 400 MHz (27) Local Multiframe Clock = 400 MHz /  $32 = 12.5$  MHz SYSREF Frequency = Local Multiframe Clock / n; (n = integer; 1, 2, ...) Local Multiframe Clock Counter =  $(F \times K/4) = (3 \times 32/4) = 24$  $(F \times K/4) = (3 \times 32/4) = 24$  link clocks  $(24)$ **Related Information [Device Clock](#page-64-0) on page 65** 

- [Link Clock](#page-66-0) on page 67
- [Local MultiFrame Clock](#page-67-0) on page 68

# **4.5. Reset Scheme**

All resets in the JESD204B IP are synchronous reset signals and should be asserted and deasserted synchronously.

*Note:* Ensure that the resets are synchronized to the respective clocks for reset assertion and deassertion.



<b>Reset Signal</b>	<b>Associated Clock</b>	<b>Description</b>
txlink rst n rxlink rst n	TX/RX Link Clock	Active low reset. Intel recommends that you: Assert the txlink_rst_n/rxlink_rst_n and txframe rst n/rxframe rst n signals when the transceiver is in reset. Deassert the txlink rst n and txframe rst n signals after the Intel FPGA PLL IP is locked and the tx ready [] signal from the Transceiver Reset Controller is asserted. Deassert the rxlink rst n and rxframe_rst_n signals after the Transceiver CDR rx islockedtodata[] signal and rx ready[] signal from the Transceiver Reset Controller are asserted.
		continued

 $(27)$  The JESD204B transport layer in the design example runs the data stream at half rate (400)  $MHz/2 = 200$  MHz), two times the data bus width.





#### **Related Information**

- [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)
- (28) Refer to the *respective Transceiver PHY IP User Guides* for the timing diagram of the tx\_analogreset, rx\_analogreset, tx\_digitalreset, and rx\_digitalreset signals.
- (29) Refer to the *Intel Stratix 10 L- and H-tile Transceiver PHY IP User Guide* for the timing diagram of the tx\_analogreset\_stat, rx\_analogreset\_stat, tx\_digitalreset\_stat, and rx\_digitalreset\_stat signals.







- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)

# **4.5.1. Reset Sequence**

Intel recommends that you assert reset for the JESD204B IP core and transport layer when powering up the PLLs and transceiver.

# **4.5.2. ADC–FPGA Subsystem Reset Sequence**





The recommended ADC – FPGA subsystem bring-up sequence:

- 1. Provide a free-running and stable reference clock to the converter and FPGA in the JESD204B subsystem. The reference clock for the converter is the device clock. Intel recommends four reference clocks for the FPGA.
	- a. The first reference clock is the calibration clock for the transceiver.
		- For Intel Stratix 10 devices, this is the clock at the OSC\_CLK\_1 pin for the calibration engine.
		- For Intel Arria 10 and Intel Cyclone 10 GX devices, this is the clock at the CLKUSR pin for the calibration engine.
		- For Arria V, Cyclone V, and Stratix V devices, this is the clock for the transceiver reconfiguration controller.
	- b. The second reference clock is the management clock for the transceiver reconfiguration interface and the JESD204B IP core Avalon-MM interface.




- If the dynamic reconfiguration option is enabled for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices, this reference clock is connected to the reconfig clk input port of the JESD204B IP core.
- c. The third reference clock is the transceiver reference clock.
	- For Intel Stratix 10, you must provide the reference clock at the transceiver dedicated reference clock input pin.
	- For Intel Arria 10, Intel Cyclone 10 GX, Arria V, Cyclone V, and Stratix V devices, this clock is also used as the reference clock for the core PLL (IOPLL Intel FPGA IP core for Intel Arria 10 and Intel Cyclone 10 GX devices; and PLL Intel FPGA IP core for Arria V, Cyclone V, and Stratix V devices) if you share the device clock and the transceiver reference clock (refer to [Figure 19 o](#page-65-0)n page 66).
- d. The fourth reference clock is the core PLL reference clock (device clock).
	- For Intel Stratix 10, you must provide the reference clock at the dedicated reference clock input pin at the IO bank.
	- For Intel Arria 10, Intel Cyclone 10 GX, Arria V, Cyclone V, and Stratix V devices, this is the reference clock for the core PLL (IOPLL Intel FPGA IP core for Intel Arria 10 and Intel Cyclone 10 GX devices; and PLL Intel FPGA IP core for Arria V, Cyclone V, and Stratix V devices) if you do not share the device clock and the transceiver reference clock (refer to [Figure](#page-65-0) [19 o](#page-65-0)n page 66).
- 2. Configure the FPGA. Hold the RX transceiver channel in reset.
	- For Intel Arria 10 and Intel Cyclone 10 GX devices, if the reference clock is not available for the transceiver CDR before the FPGA is configured, you need to hold the RX transceiver channels in reset and perform user calibration for the RX transceiver channels after the reference clock is stable. For more information about user calibration for the transceiver channels, refer to the Calibration chapter in the *Intel Arria 10 or Intel Cyclone 10 GX Transceiver PHY User Guides*.
- 3. You can program the ADC through its SPI interface before or after configuring the FPGA. Ensure that the ADC PLL is locked before you proceed to the next step.
- 4. Ensure that the FPGA device clock core PLL is locked to the reference clock.
- 5. Deassert the FPGA RX transceiver channel reset. Do this by deasserting the reset input pin of the Transceiver PHY Reset Controller.
- 6. Once the transceiver is out of reset (the rx\_ready signal from the Intel FPGA Transceiver PHY Reset Controller is asserted), deassert the Avalon-MM interface reset for the IP core. At the configuration phase, the subsystem can program the JESD204B IP core if the default IP core register settings need to change.
- 7. Deassert both the link reset for the IP core and the frame reset for the transport layer.
- 8. For subclass 1, if the continuous SYSREF pulses from the clock generator are present when the RX link reset is deasserted, the ADC-RX link initializes. If the SYSREF pulse is not present, trigger the clock generator to provide a SYSREF pulse to initialize the link. For subclass 0, the link initializes after the ADC is programmed and the RX link reset is deasserted.

#### **Related Information**

• [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)



- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)

# **4.5.3. FPGA–DAC Subsystem Reset Sequence**

### **Figure 22. FPGA–DAC Subsystem Reset Sequence Timing Diagram**



The recommended FPGA – DAC subsystem bring-up sequence:

- 1. Provide a free-running and stable reference clock to the converter and FPGA in the JESD204B subsystem. The reference clock for the converter is the device clock. Intel recommends four reference clocks for the FPGA.
	- a. The first reference clock is the calibration clock for the transceiver.
		- For Intel Stratix 10 devices, this is the clock at the OSC\_CLK\_1 pin for the calibration engine.
		- For Intel Arria 10 and Intel Cyclone 10 GX devices, this is the clock at the CLKUSR pin for the calibration engine.
		- For Stratix V, Arria V, and Cyclone V devices, this is the clock for the transceiver reconfiguration controller.
	- b. The second reference clock is the management clock for the transceiver reconfiguration interface and the JESD204B IP core Avalon MM interface.
		- If the dynamic reconfiguration option is enabled for Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices, this reference clock is connected to the reconfig\_clk input port of the JESD204B IP core.
	- c. The third reference clock is the transceiver reference clock.





- For Intel Stratix 10, you must provide the reference clock at the transceiver dedicated reference clock input pin.
- For Intel Arria 10, Intel Cyclone 10 GX, Arria V, Cyclone V, and Stratix V, this clock is also used as the reference clock for the core PLL (IOPLL Intel FPGA IP core for Intel Arria 10 and Intel Cyclone 10 GX; and PLL Intel FPGA IP core for Arria V, Cyclone V, and Stratix V devices) if you share the device clock and the transceiver reference clock (refer to [Figure 19](#page-65-0) on page 66).
- d. The fourth reference clock is the core PLL reference clock (device clock).
	- For Intel Stratix 10, you must provide the reference clock at the dedicated reference clock input pin at the IO bank.
	- For Intel Arria 10, Intel Cyclone 10 GX, Arria V, Cyclone V, and Stratix V, this is the reference clock for the core PLL (IOPLL Intel FPGA IP core for Intel Arria 10 and Intel Cyclone 10 GX devices; and PLL Intel FPGA IP core for Arria V, Cyclone V, and Stratix V devices) if you do not share the device clock and the transceiver reference clock (refer to [Figure 20](#page-66-0) on page 67).
- 2. Configure the FPGA. Hold the TX transceiver PLL and channel in reset.
	- For Intel Arria 10 and Intel Cyclone 10 GX devices, if the reference clock is not available for the transceiver PLL before the FPGA is configured, you need to hold the transceiver PLL and channels in reset and perform user calibration for the transceiver PLL and TX channels after the reference clock is stable. For more information about user calibration for the transceiver PLL and channels, refer to the *Calibration* chapter in the *Intel Arria 10 or Intel Cyclone 10 GX Transceiver PHY User Guides*.
- 3. Ensure that the FPGA device clock core PLL is locked to the reference clock.
- 4. Deassert the FPGA TX transceiver PLL and channel reset. Do this by deasserting the reset input pin of the Transceiver PHY Reset Controller.
- 5. Ensure that the FPGA transceiver PLL is locked to the reference clock.
- 6. Once the TX transceiver PLL and channel are out of reset (the  $tx$  ready signal from the Transceiver PHY Reset Controller is asserted), deassert the Avalon-MM interface reset for the IP core. At the configuration phase, the subsystem can program the JESD204B IP core if the default IP core register settings need to change.
- 7. Deassert both the link reset for the IP core and the frame reset for the transport layer.
- 8. The TX IP core streams /K/ characters to the DAC after TX link reset is deasserted.
- 9. Program the DAC through its SPI interface.
- 10. For subclass 1, if the continuous SYSREF pulses from the clock generator are present when the TX link reset is deasserted, the TX-DAC link initializes. If the SYSREF pulse is not present, trigger the clock generator to provide a SYSREF pulse to initialize the link.
- 11. For subclass 0, the link initializes after the DAC is programmed and the TX link reset is deasserted.







# **4.6. Signals**

The JESD204B IP core signals are listed by interface:

- Transmitter
- Receiver

*Note:* You should terminate any unused signals.





# **4.6.1. Transmitter Signals**

#### **Figure 23. Transmitter Signal Diagram**



Note:

1. Refer to the *Transmitter Signals* table for actual signal width.

2. Refer to the *Transmitter Signals* table for actual signal name.

3. Refer to the *Transmitter Signals* table for actual signal width and name.



<span id="page-77-0"></span>

# **Table 25. Transmitter Signals**



(30) The Transceiver PHY Reset Controller IP core controls this signal.























































<span id="page-86-0"></span>







 $(31)$  This signal is only for internal testing purposes. You can leave this signal disconnected.

<sup>(32)</sup> You can connect this signal to the TX transport layer as test data samples or to the JESD204B TX IP core to emulate data from the TX transport layer. You may ignore this signal if unused. to the JESD204B TX IP core.



# **4.6.2. Receiver Signals**

#### **Figure 24. Receiver Signal Diagram**



1. Refer to the *Receiver Signals* table for actual signal width and name.

### **Table 26. Receiver Signals**













<sup>(33)</sup> The Transceiver PHY Reset Controller IP Core controls this signal.











*continued...* 









































### **Related Information**

- [AN803: Implementing ADC-Intel Arria 10 Multi-Link Design with JESD204B RX IP](https://www.intel.com/content/www/us/en/programmable/documentation/ubc1487660980139.html#sbo1487664672748) [Core](https://www.intel.com/content/www/us/en/programmable/documentation/ubc1487660980139.html#sbo1487664672748)
- [AN804: Implementing ADC-Intel Stratix 10 Multi-Link Design with JESD204B RX IP](https://www.intel.com/content/www/us/en/programmable/documentation/hzl1488183220507.html#sbo1487664672748) [Core](https://www.intel.com/content/www/us/en/programmable/documentation/hzl1488183220507.html#sbo1487664672748)

# **4.7. Registers**

The JESD204B IP core supports a basic one clock cycle transaction bus. There is no support for burst mode and wait-state feature (the avs\_waitrequest signal is tied to 0). The JESD204B IP core Avalon-MM slave interface has a data width of 32 bits and is implemented based on word addressing. The Avalon-MM slave interface does not support byte enable access.

Each write transfer has a *writeWaitTime* of 0 cycle while a read transfer has a *readWaitTime* of 1 cycle and *readLatency* of 1 cycle.

The following sections list the TX and RX core registers. The register address in the register map is written based on byte addressing. The Platform Designer interconnect automatically converts from byte to word addressing. You do not need to manually shift the address bus. If the Avalon-MM master interfaces to the IP core Avalon-MM slave without the Platform Designer interconnect, to perform byte to word addressing conversion, you are recommended to shift the Avalon-MM master address bus by 2

<sup>(34)</sup> This signal is only for internal testing purposes. Tie this signal to low.



bits (divide by 4) when connecting to the IP core's Avalon-MM slave. In this connection, the Avalon-MM master address bit[2] connects to the IP core (Avalon-MM slave) address bit[0], while the Avalon-MM master bit[9] connects to the IP core address bit[7].

# **4.7.1. Register Access Type Convention**

This table describes the register access type for Intel FPGA IP cores.

#### **Table 27. Register Access Type and Definition**



# **4.7.2. Transmitter Registers**

#### **Table 28. lane\_ctrl\_common**

Common lane control and assignment. The common lane control applies to all lanes in the link..

Offset: 0x0

*Note:* The bits that are compile-time specific are not configurable through register. You must recompile to change the value.)



*Note:* For Intel Stratix 10 devices, run-time access for certain registers have been disabled. Refer to the TX and RX register map for more information.





# **Table 29. lane\_ctrl\_0**

Lane control and assignment for Lane 0.







### **Table 30. lane\_ctrl\_1**

Lane control and assignment for Lane 1.

Offset: 0x8



# **Table 31. lane\_ctrl\_2**

Lane control and assignment for Lane 2.







### **Table 32. lane\_ctrl\_3**

Lane control and assignment for Lane 3.





### **Table 33. lane\_ctrl\_4**

Lane control and assignment for Lane 4.



### **Table 34. lane\_ctrl\_5**

Lane control and assignment for Lane 5.







# **Table 35. lane\_ctrl\_6**

Lane control and assignment for Lane 6.

Offset: 0x1C



# **Table 36. lane\_ctrl\_7**

Lane control and assignment for Lane 7.







### **Table 37. dll\_ctrl**

Data link layer (DLL) and TX control.















# **Table 38. syncn\_sysref\_ctrl**

SYNC\_N and SYSREF control. Controls event sequencing related to SYNC\_N and SYSREF signals.














### **Table 39. tx\_err**

This register logs errors detected in the FPGA IP. Each set bit in the register will generate interrupt, if enabled by corresponding bits in the TX Error Enable (*tx\_err\_enable (0x64)*). After servicing the interrupt, the software must clear the appropriate serviced interrupt status bit and ensure that no other interrupts are pending.







# **Table 40. tx\_err\_enable**

This register enables the error types that will generate interrupt. Setting 0 to the register bits will disable the specific error type from generating interrupt.







# **Table 41. tx\_status0**

Monitor ports of internal signals and counter which will be useful for debug.

Offset: 0x80

*Note:* The bits that are compile-time specific are not configurable through register. You must recompile to change the value.)









## **Table 42. tx\_status1**

Monitor ports of internal signals and counter which will be useful for debug.



## **Table 43. tx\_status2**

Monitor ports of internal signals and counter which will be useful for debug.









**[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20JESD204B%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01142%202020.03.03)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)** JESD204B Intel® FPGA IP User Guide





# **Table 44. tx\_status3**

TX status reserve..

Offset: 0x8C



# **Table 45. ilas\_data1**

Link control configuration transmitted during initial lane alignment sequence (ILAS).







## **Table 46. ilas\_data2**

Link control configuration transmitted during initial lane alignment sequence (ILAS).













# **Table 47. ilas\_data3**

Link control configuration transmitted during initial lane alignment sequence (ILAS).





## **Table 48. ilas\_data4**

Link control configuration transmitted during initial lane alignment sequence (ILAS).



# **Table 49. ilas\_data5**

Link control configuration transmitted during initial lane alignment sequence (ILAS).







## **Table 50. ilas\_data8**

Link control configuration transmitted during initial lane alignment sequence (ILAS).



#### **Table 51. ilas\_data9**

Link control configuration transmitted during initial lane alignment sequence (ILAS).

Offset: 0xB4



## **Table 52. ilas\_data12**

Link control configuration transmitted during initial lane alignment sequence (ILAS).









## **Table 53. tx\_test**

JESD204 test control.

Offset: 0xD0



# **Table 54. user\_test\_pattern\_a**

Test pattern per sample per converter.

Offset: 0xD4



# **Table 55. user\_test\_pattern\_b**

Test pattern per sample per converter.

Offset: 0xD8



JESD204B Intel<sup>®</sup> FPGA IP User Guide **[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20JESD204B%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01142%202020.03.03)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)** Send Feedback





## **Table 56. user\_test\_pattern\_c**

Test pattern per sample per converter.

Offset: 0xDC



## **Table 57. user\_test\_pattern\_d**

Test pattern per sample per converter.

Offset: 0xE0



# **4.7.3. Receiver Registers**

## **Table 58. lane\_ctrl\_common**

Common lane control and assignment. The common lane control applies to all lanes in the link.

Offset: 0x0

*Note:* The bits that are compile-time specific are not configurable through register. You must recompile to change the value.)







# **Table 59. lane\_ctrl\_0**

Lane control and assignment for lane 0.





# **Table 60. lane\_ctrl\_1**

Lane control and assignment for lane 1.



# **Table 61. lane\_ctrl\_2**

Lane control and assignment for lane 2.





# **Table 62. lane\_ctrl\_3**

Lane control and assignment for lane 3.

#### Offset: 0x10



# **Table 63. lane\_ctrl\_4**

Lane control and assignment for lane 4.







## **Table 64. lane\_ctrl\_5**

Lane control and assignment for lane 5.



# **Table 65. lane\_ctrl\_6**

Lane control and assignment for lane 6.





## **Table 66. lane\_ctrl\_7**

Lane control and assignment for lane 7.

#### Offset: 0x20



# **Table 67. dll\_ctrl**

Data link layer (DLL) and RX control.









## **Table 68. syncn\_sysref\_ctrl**

SYSREF control.

Offset: 0x54

*Note:* The bits that are compile-time specific are not configurable through register. You must recompile to change the value.)











# **Table 69. ctrl\_reserve**

Control register reserve.









#### **Table 70. rx\_err0**

This register logs errors detected in the FPGA IP. Errors detected in the JESD204B IP will be logged in this register and  $rx\_err1$  (0x64). Each set bit in the register will generate interrupt, if enabled by corresponding bits in the RX Error Enable  $(rx_1_{ex}$ <sub>2</sub>  $y_2$ <sub>1</sub> (0x74)). After servicing the interrupt, the software must clear the appropriate serviced interrupt status bit and ensure that no other interrupts are pending. Each set bit in the register issues link reinitialization, if enabled by corresponding bits in the RX Error Link Reinitialization Enable (rx\_err\_link\_reinit (0x78)). Only Code Group error cannot be disabled and must always force link reinitialization in order to comply to the JESD204B specification.

#### **Bit Name Description Attribute Reset** 31:9 Reserved Reserved R 0x0 8 a re4 RX error reserve status 4 RW1C  $\vert$  0x0 7 csr\_pcfifo\_empty err Detected 1 or more lanes of Phase Compensation FIFO is empty unexpectedly when the JESD204B link is running. This status bit is not applicable for Intel Arria 10 devices with Soft PCS enabled and Intel Agilex and Intel Stratix 10 devices regardless of the PCS options. *Note:* You MUST reset the JESD204B link if this bit is triggered. The transceiver channel, and the JESD204B IP link reset must be applied. RW1C | 0x0 6 csr\_pcfifo\_full\_err Detected 1 or more lanes of Phase Compensation FIFO is full unexpectedly when the JESD204B link is running. Not applicable for Intel Agilex and Intel Stratix 10 devices. *Note:* You MUST reset the JESD204B link if this bit is triggered. The transceiver channel, and the JESD204B IP link reset must be applied. RW1C 0x0 5 csr\_rx\_locked\_to\_ data\_err Detected 1 or more lanes of locked to data when the JESD204B link is running. RW1C 0x0 4 csr\_lane\_deskew\_ err Asserted when lane to lane deskew exceed the LMFC boundary. This error will trigger when rbd\_offset is not correctly programmed or the lane to lane skew within the device or across multidevice has exceeded the LMFC boundary. All ILA for all lanes should within one LMFC boundary. Refer to the  $RW1C$   $0 \times 0$

#### Offset: 0x60

application note on deterministic latency for more information. 3 csr\_frame\_data\_r eady\_err This error bit will be asserted if the RX detects data ready by the upstream component is 0 on the AV-ST bus when data is valid. The transport layer expects the upstream device in the system (AV-ST sink component) will always be ready to receive the valid data from the transport layer. RW1C 0x0 *continued...* 





## **Table 71. rx\_err1**

This register logs errors detected in the FPGA IP. Errors detected in the JESD204B IP will be logged in this register and rx\_err1 (0x64). Each set bit in the register will generate interrupt, if enabled by corresponding bits in the RX Error Enable (rx\_err\_enable (0x74)). After servicing the interrupt, the software must clear the appropriate serviced interrupt status bit and ensure that no other interrupts are pending. Each set bit in the register issues link reinitialization, if enabled by corresponding bits in the RX Error Link Reinitialization Enable (rx\_err\_link\_reinit (0x78)). Only Code Group error cannot be disabled and must always force link reinitialization in order to comply to the JESD204B specification..









# **Table 72. rx\_err\_enable**

This register enables the error types that will generate interrupt. Setting 0 to the register bits will disable the specific error type from generating interrupt.









## **Table 73. rx\_err\_link\_reinit**

This register enables the error types that will generate link reinit. Link reinitialization is entered by the FPGA IP by asserting SYNC\_N low. Setting 0 to the register bits will disable the specific error type from link reinitialization. Code group synchronization error does not have an enabled bit because the JESD204B specification requires code group error to deassert SYNC\_N and request for link reinitialization.

0: Do not reinitialize even if the particular error type is triggered. (Default)

1: Reinitialize if the particular error type is triggered.







# **Table 74. rx\_status0**

Monitor ports of internal signals and counter which will be useful for debug.









# **Table 75. rx\_status1**

Monitor ports of internal signals and counter which will be useful for debug.









## **Table 76. rx\_status2**

Monitor ports of internal signals and counter which will be useful for debug.







# **Table 77. rx\_status3**

Monitor ports of internal signals and counter which will be useful for debug.









# **Table 78. ilas\_data1**

Link control configuration transmitted during initial lane alignment sequence (ILAS).







# **Table 79. ilas\_data2**

Link control configuration transmitted during initial lane alignment sequence (ILAS).









## **Table 80. ilas\_octet0**

Link control configuration fields in octets for configuration checking. All of the ILAS configuration data from the converter device is latched and can be accessed through ilas\_octet0 (0xA0), ilas\_octet1 (0xA4), ilas\_octet2 (0xA8), and ilas octet3 (0xAC). To access configuration data transmitted for each individual channel, configure the csr\_ilas\_data\_sel register correctly to multiplex the ILAS configuration data from different channels to these registers.

#### Offset: 0xA0



# **Table 81. ilas\_octet1**

Link control configuration fields in octets for configuration checking.

#### Offset: 0xA4



## **Table 82. ilas\_octet2**

Link control configuration fields in octets for configuration checking.

#### Offset: 0xA8



## **Table 83. ilas\_octet3**

Link control configuration fields in octets for configuration checking.






### **Table 84. ilas\_data12**

Link control configuration transmitted during initial lane alignment sequence (ILAS).



#### Offset: 0xC0

### **Table 85. rx\_test**

JESD204 RX test control.

Offset: 0xD0







#### **Table 86. rx\_status4**

Monitor ports of internal signals and counter which will be useful for debug.



### **Table 87. rx\_status5**

Monitor ports of internal signals and counter which will be useful for debug.

Offset: 0xF4







### **Table 88. rx\_status6**

Monitor ports of internal signals and counter which will be useful for debug.







### **Table 89. rx\_status7**

Monitor ports of internal signals and counter which will be useful for debug.

Offset: 0xFC





# <span id="page-148-0"></span>**5. JESD204B IP Deterministic Latency Implementation Guidelines**

Subclass 1 and Subclass 2 modes support deterministic latency. This section describes the features available in the JESD204B IP that you can use to achieve Subclass 1 deterministic latency in your design. This section also covers some best practices for Subclass 1 implementation like constraining the incoming SYSREF signal and maintaining deterministic latency during link reinitialization.

Features available:

- Programmable RBD offset.
- Programmable LMFC offset.

### **5.1. Constraining Incoming SYSREF Signal**

The SYSREF signal resets the LMFC counter in the IP for subclass 1 implementation. Constraining the SYSREF signal ensures that the setup relationship between SYSREF and device clock is established.

The setup time is analyzed when you set the timing constraint for the SYSREF signal in the user .sdc file. When the setup time is met, the SYSREF signal detection by the IP is deterministic; the number of link clock cycles of SYSREF signal that arrives at the FPGA pin to the LMFC counter resets, is deterministic.

Apply the set\_input\_delay constraint on the SYSREF signal with respect to device clock in the user .sdc file:

set\_input\_delay -clock <device clock name at FPGA pin> <sysref IO delay in ns> [get\_ports <sysref name at FPGA pin >]

The SYSREF IO delay is the board trace length mismatch between device clock and SYSREF. For example:

set input delay -clock device clk 0.5 [get ports sysref]

The above statement constrains the FPGA SYSREF signal (*sysref*), with respect to the FPGA device clock (*device\_clk*) pin. The trace length mismatch resulted in 500 ps or 0.5 ns difference in time arrival at the FPGA pins between SYSREF and device clock.

In most cases, the register in the IP, which detects the SYSREF signal, is far away from the SYSREF I/O pin. The long interconnect routing delay results in timing violation. You are recommended to use multi-stages pipeline registers to close timing. Use the same clock domain as the JESD204B IP's rxlink\_clk and txlink\_clk to clock the multi-stages pipeline registers.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





### **Figure 25. Multi-Stage Pipeline Register for SYSREF Signal**



### **5.2. Programmable RBD Offset**

In the RX IP core, the programmable RBD offset provides flexibility for an early RBD release to optimize the latency through the IP core. You can configure the RBD offset using the *csr\_rbd\_offset* field in the syncn\_sysref\_ctrl register.

You must set a safe RBD offset value to ensure deterministic latency from one power cycle to another power cycle. Follow these steps to set a safe RBD offset value:

- 1. Read the RBD count from the *csr\_rbd\_count* field in rx\_status0 register. Record the value.
- 2. Power cycle the JESD204B subsystem, which consists of the FPGA and converter devices.
- 3. Read the RBD count again and record the value.
- 4. Repeat steps 1 to 3 at least 5 times and record the RBD count values.
- 5. Set the *csr\_rbd\_offset* accordingly with one LMFC count tolerance.
- 6. Perform multiple power cycles and make sure lane deskew error does not occur using this RBD offset value.

The RBD count must be fairly consistent, within 2 counts variation from one power cycle to another power cycle. In the following examples, the parameter values are  $L >$ 1, F=1 and K=32. The legal values of the LMFC counter is 0 to  $((FxK/4)-1)$ , which is 0 to 7. In [Figure 26 o](#page-150-0)n page 151 , the latest arrival lane variation falls within 1 local multiframe period. In this scenario, if latency is not a concern, you can leave the default value of *csr\_rbd\_offset*=0, which means the RBD elastic buffer is released at the LMFC boundary. In [Figure 27 o](#page-151-0)n page 152 , the latest arrival lane variation spans across 2 local multiframes; the latest arrival lane variation happens before and after the LMFC boundary. In this scenario, you need to configure the RBD offset correctly to avoid lane deskew error as indicated in bit 4 of rx\_err0 register.



#### <span id="page-150-0"></span>**Figure 26. Early RBD Release Opportunity for Latest Arrival Lane Within One Local Multi Frame Scenario**

In this example, the SYSREF pulse at *rx\_sysref* port of the IP core is sampled by the internal register. After 2 link clock cycles, the LMFC counter resets. The delay from SYSREF sampled high to LMFC counter resets is deterministic. The transition of /K/ character to /R/ character marks the beginning of ILAS phase. The number of LMFC count of the /R/ character relative to the next LMFC boundary in the latest arrival lane is reported as the RBD count. In the first power cycle, the /R/ character is received at 4 LMFC counts before the next LMFC boundary, hence the RBD count  $= 4$ . In the second power cycle, the /R/ character is received at 3 LMFC counts before next LMFC boundary, hence the RBD count = 3. In five power cycles, the RBD count varies from 3 to 5. Since there are limited number of power cycles and boards for characterization, 1 LMFC count tolerance is allocated as a guide to set early RBD release opportunity. Hence, setting *csr\_rbd\_offset* = 1 can safely release the elastic buffer 1 LMFC count earlier at LMFC count 7 before the next LMFC boundary. A lane de-skew error occurs when the RBD elastic buffer is released before the latest arrival lane.





<span id="page-151-0"></span>

Buffers Released

#### **Figure 27. Early RBD Release Opportunity for Latest Arrival Lane Across Two Local Multi Frames Scenario**

In this example, the RBD count varies from 7 to 1; the /R/ character is received at the previous local multiframe when the RBD count = 1; the /R/ character is received at the current local multiframe when the RBD count = 0 and 7. In this scenario, deterministic latency is not guaranteed because the RBD elastic buffer is released either at the current LMFC boundary when the RBD count = 0 and 1, or one local multiframe period later at the next LMFC boundary when the RBD count = 7. You can fix this issue by setting the RBD offset so that the RBD elastic buffer is always released at the next local multiframe. Setting *csr\_rbd\_offset* = 5 forces the release of RBD elastic buffer 5 LMFC counts before the next LMFC boundary. This corresponds to LMFC count of 3 at the current local multiframe. In this scenario, setting *csr\_rbd\_offset* not only optimizes user data latency through the IP core, it also resolves the deterministic latency issue.



In the example above, lane deskew error happens if the sum of the difference of /R/ character's LMFC count in the earliest arrival lane to the latest arrival lane, and the number of LMFC count up to the release of RBD elastic buffer exceeds the RBD elastic buffer size. If this is the root cause of lane deskew error, setting RBD offset is one of the techniques to overcome this issue. Not every RBD offset value is legal. Figure below illustrates the technique to decide the legal RBD offset value.

### **Figure 28. Selecting Legal RBD Offset Value**







Because the IP core does not report the position of the earliest lane arrival with respect to the LMFC boundary, you must perform multiple power cycles to observe the RBD count and tune the RBD offset accordingly until no lane deskew error occurs. From the example in the figure above, the recommended RBD offset value is 4 or 5. Setting RBD offset to 1, 2 or 3 is illegal because this exceeds the RBD elastic buffer size for the F and K configurations.

### **Related Information**

SYNC N Signal on page 60

### **5.3. Programmable LMFC Offset**

If your JESD204B subsystem design has deterministic latency issue, the programmable LMFC offset in the TX and RX IP cores provides flexibility to ensure that deterministic latency can be achieved.

The TX LMFC offset can align the TX LMFC counter to the LMFC counter in DAC; the RX LMFC offset can align the RX LMFC counter to the LMFC counter in ADC. Phase offset between the TX and RX LMFC counters in the both ends of the JESD204B link contributes to deterministic latency uncertainty. The phase offset is caused by:

- SYSREF trace length mismatch in the PCB between the TX and RX devices (FPGA and converters).
- delay differences in resetting the LMFC counter when SYSREF pulses are detected by the FPGA and converter devices.

The RX device in the JESD204B link is responsible for deterministic latency adjustments. The following figure illustrates the adjustments that you can make to the RX LMFC offset using the *csr\_lmfc\_offset* field in the syncn\_sysref\_ctrl register. This is an alternative to using *csr\_rbd\_offset* to achieve deterministic latency.





### **Figure 29. Selecting Legal LMFC Offset Value for RX**

Sequence of events in the diagram:

- 1. Due to trace length mismatch, SYSREF pulse arrives at the ADC first.
- 2. Some deterministic delay occurs in between the time when the SYSREF pulse is sampled high to the reset of the ADC internal LMFC counter.
- 3. The SYSREF pulse arrives at the FPGA IP core port, rx\_sysref, after the pulse's arrival at the ADC.
- 4. The FPGA IP core's internal LMFC counter resets two link clock cycles after SYSREF is sampled.
- 5. The LMFC phase offset between the LMFC counter at ADC and FPGA is ~3.5 link clock cycles.
- 6. The FPGA deasserts SYNC\_N at the LMFC boundary.
- 7. The ADC JESD204B core detects the SYNC\_N deassertion.
- 8. Because SYNC\_N deassertion is detected after the second LMFC boundary at ADC, ILAS transmission begins at the third LMFC boundary.
- 9. In this example, the ILAS arrives at the IP core's RBD elastic buffer within one local multiframe. In other system, the arrival at the RBD elastic buffer can span more than one local multiframe. Assuming *csr\_rbd\_offset* = 0, RBD elastic buffer may be released at the third or fourth LMFC boundary due to power cycle variation.
- 10. Setting *csr\_lmfc\_offset* = 5 resets the LMFC counter to the value of 5.
- 11. The first LMFC boundary is delayed by three link clock cycles.
- 12. The third LMFC boundary has been delayed past the latest arrival lane power cycle variation. The RBD elastic buffer is always released at the third LMFC boundary.



You should set a safe LMFC offset value to ensure deterministic latency from one power cycle to another power cycle. In [Figure 30](#page-154-0) on page 155, the illegal *csr\_lmfc\_offset* values of 1, 2, and 3 causes lane de-skew error because the RBD buffer size has exceeded.





### <span id="page-154-0"></span>**Figure 30. Selecting Illegal LMFC Offset Value for RX, Causing Lane Deskew Error**



You can use the TX LMFC offset to align the LMFC counter in IP core to the LMFC counter in DAC.



<span id="page-155-0"></span>

#### **Figure 31. Example of Reducing LMFC Phase Offset between TX and RX LMFC Counter**

Sequence of events in the diagram:

- 1. SYSREF pulse arrives at the FPGA IP core port, tx\_sysref.
- 2. The IP core's internal LMFC counter resets after two link clock cycles.
- 3. SYSREF pulse is sampled by the DAC.
- 4. The DAC's internal LMFC counter resets after a deterministic delay.
- 5. The LMFC phase offset is  $\sim$ 3.5 link clock cycles.
- 6. The DAC deasserts SYNC\_N at the LMFC boundary.
- 7. SYNC\_N deassertion is detected by the JESD204B IP core.
- 8. Because SYNC\_N deassertion is detected after the second LMFC boundary at the FPGA, ILAS transmission begins at the third LMFC boundary.
- 9. The *csr\_lmfc\_offset* is set to 4. This delays the TX LMFC boundary by 4 link clock cycles. If *csr\_lmfc\_offset* is set to 5, the TX LMFC boundary is delayed by 3 link clock cycles.
- 10. The LMFC phase offset between the TX and RX LMFC reduces to 0.5 link clock cycle.



Alternative to tuning RBD offset at the DAC, adjusting TX LMFC offset in the FPGA helps you to achieve deterministic latency. You should perform multiple power cycles and read the RBD counts at the DAC to determine whether deterministic latency is achieved and RBD elastic buffer size has not exceeded.

The SYSREF pipeline registers in the FPGA introduce additional latency to SYSREF when detected by the IP core. Therefore, you can use TX LMFC offset to reduce or eliminate this additional latency. The next figure illustrates the technique of optimizing latency using TX LMFC offset.





#### <span id="page-156-0"></span>**Figure 32. Optimizing IP Core Latency Using TX LMFC Offset**

Sequence of events in the diagram:

- 1. The DAC samples the SYSREF pulse.
- 2. The DAC's internal LMFC counter resets after a deterministic delay.
- 3. The SYSREF pipeline registers introduces an additional 2 link clock latency.
- 4. The *csr\_lmfc\_offset* field is set to 4. The IP core internal LMFC counter resets after 2 link clock cycles.
- 5. The LMFC boundary is delayed by 4 link clock.
- 6. The DAC deasserts SYNC\_N at the LMFC boundary.
- 7. SYNC N deassertion is detected by the JESD204B IP core.
- 8. Because LMFC boundary is delayed by 4 link clock, the IP core detects the SYNC\_N deassertion before the second LMFC boundary. ILAS transmission begins at the second LMFC boundary instead of the third LMFC boundary (in [Figure 31](#page-155-0) on page 156). The latency is shortened by 4 LMFC counts or link clock cycles.



The *csr\_lmfc\_offset* field provides a convenient way to achieve deterministic latency and potentially optimizing the IP core latency. There are other ways that you can achieve deterministic latency by using the features available at the converters. Consult the converter manufacturer for details of these features.

### **5.4. Maintaining Deterministic Latency during Link Reinitialization**

Link reinitialization occurs when the RX device deasserts the SYNC\_N signal after link is established.

The converters resample the *SYSREF* signal and reset the internal LMFC counter. When the link is initially established, the IP core automatically clears the csr\_sysref\_singledet bit in the syncn\_sysref\_ctrl register (address 0x54)





when it detects the *SYSREF* pulse. The IP core does not automatically resample the *SYSREF* pulse unless the jesd204\_tx\_avs\_rst\_n or jesd204\_rx\_avs\_rst\_n signal is asserted.

If you are performing a link reset by asserting txlink\_rst\_n or rxlink\_rst\_n to reinitialize the link, set the csr\_sysref\_singledet bit to "1" to force the IP core to resample the *SYSREF* pulse without asserting the jesd204\_tx\_avs\_rst\_n or jesd204\_rx\_avs\_rst\_n signal.





# **6. JESD204B IP Debug Guidelines**

These guidelines assist you in debugging JESD204B link issues. Apart from applying general board level hardware troubleshooting technique like checking the power supply, external clock source, physical damage on components, a fundamental understanding of the JESD204B subsystem operation is important.

### **6.1. Clocking Scheme**

To verifying the clocking scheme, follow these steps:

- 1. Check that the frame and link clock frequency settings are correct in the PLL Intel FPGA IP or IOPLL Intel FPGA IP.
- 2. Check the device clock frequency at the FPGA and converter.
- 3. For Subclass 1, check the SYSREF pulse frequency.
- 4. Check the management clock frequency. For the design examples using Arria V, Cyclone V, and Stratix V devices, this frequency is 100 MHz.

### **6.2. JESD204B Parameters**

The parameters in both the FPGA and ADC should be set to the same values. For example, when you set  $K = 32$  on the FPGA, set the converter's K value to 32 as well. Scrambling does not affect the link initialization in the CGS and ILAS phases but in the user data phase. When scrambling is enabled on the ADC, the FPGA descrambling option has to be turned on using the "Enable scramble (SCR)" option in the JESD204B IP core Platform Designer parameter editor. When scrambling is enabled on the FPGA, the DAC descrambling has to be turned on too.

Check these items:

- Turn off the scrambler and descrambler options as needed.
- Use single lane configuration and  $K = 32$  value to isolate multiple lane alignment issue.
- Use Subclass 0 mode to isolate *SYSREF* related issues like setup or hold time and frequency of *SYSREF* pulse.

### **6.3. SPI Programming**

The SPI interface configures the converter. Hence, it is important to check the SPI programming sequence and register bit settings for the converter. If you use the MIF to store the SPI register settings of the converter, mistakes may occur when modifying the MIF, for example, setting a certain bit to "1" instead of "0", missing or extra bits in a MIF content row.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





Check these items:

- For example, in the ADI AD9250 converter, Intel recommends that you first perform register bit setting for the scramble (SCR) or lane (L) register at address 0x6E before setting the quick configuration register at address 0x5E.
- Determine that each row of the MIF has the same number of bits as the data width of the ROM that stores the MIF.

### **6.4. Converter and FPGA Operating Conditions**

The transceiver channels at the converter and FPGA are bounded by minimum and maximum data rate requirements. Always check the most updated device data sheet for this info. For example, the Arria V GT device has a minimum data rate of 611 Mbps.

Ensure that the sampling rate of the converter is within the minimum and maximum requirements. For example, the ADC AD9250 has a minimum sampling rate of 40 Msps. For  $L = 2$ ,  $M = 1$  configuration, the minimum data rate of this ADC is calculated this way:

Minimum AD9250 data rate = 
$$
\frac{40 * 1 * 16 * \frac{10}{8}}{2} = 400 \text{ Mbps}
$$

The minimum data rate for the JESD204B link is effectively 611 Mbps.

Check these items:

- Reduce the data rate or sampling clock frequency if your targeted operating requirement does not work.
- Verify the minimum and maximum data rate requirements in the device manufacturer's data sheet.

## **6.5. Signal Polarity and FPGA Pin Assignment**

Verify that the transceiver channel pin assignments—SYNC\_N and *SYSREF* (for Subclass 1 only)—device clock, and SPI interface are correct. Also verify the signal polarity of the differential pairs like SYNC\_N and transceiver channels are correct.

Check these items:

- Review the schematic and board layout file to determine the polarity of the physical pin connection.
- Use assignment editor and pin planner to check the pin assignment and I/O standard for each pin.
- Use RTL viewer in the Intel Quartus Prime software to verify that the top level port are connected to the lower level module that you instantiate.



### <span id="page-160-0"></span>**6.6. Creating a Signal Tap Debug File to Match Your Design Hierarchy**

The Signal Tap and system console are very useful tools in debugging the JESD204B link related issues. The Signal Tap provides a dynamic view of signals.

For Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 devices, the Intel Quartus Prime software generates two files, build stp.tcl and  $kip\,core\,name{x.m.}$  You can use these files to generate a Signal Tap file with probe points matching your design hierarchy.

The Intel Quartus Prime software stores these files in the *<debug stp directory>*. The *<debug stp directory>* is defined based on JESD204B wrapper and data path.

**Table 90. File Directory**

<b>JESD204B Wrapper</b>	Data Path	<b>Debug stp directory</b>
Both Base and PHY	Transmitter/ <b>Duplex</b>	<ip_variant_name>/ altera_jesd204_tx_mlpcs_<quartus_version>/synth/debug/stp</quartus_version></ip_variant_name>
	Receiver	<ip_variant_name>/ altera_jesd204_rx_mlpcs_<quartus_version>/synth/debug/stp</quartus_version></ip_variant_name>
Base only	Transmitter	<ip name="" variant="">/altera jesd204 tx <quartus version="">/synth/ debug/stp</quartus></ip>
	Receiver	<ip_variant_name>/altera_jesd204_rx_<quartus_version>/synth/ debug/stp</quartus_version></ip_variant_name>

Synthesize your design by running Analysis and Synthesis in the Intel Quartus Prime software.

- 1. Run analysis and synthesis.
- 2. Then open the Tcl console by clicking **View** ➤ **Utility Windows** ➤ **Tcl Console**.
- 3. Navigate to the *<debug stp directory>* as shown in Table 90 on page 161.
- 4. Type the following command in the Tcl console:

source build\_stp.tcl

5. To generate the STP file, type the following command:

main -stp\_file <stp file name>.stp -xml\_file <xml\_file name>.xml -mode build

The <stp file name>.stp file is generated in the *<debug stp directory>*.

6. The software generation script may not assign the Signal Tap acquisition clock in the <stp file name>.stp file. Consequently, the Intel Quartus Prime software automatically creates a clock pin (auto\_stp\_external\_clock) for each instance. To assign an acquisition clock for the generated STP file, Intel recommends that you perform the following assignments:

JESD204B Duplex & Simplex (Both Base & PHY) or (PHY only) IP core:-



<span id="page-161-0"></span>

- For rx link instance, assign the rxlink clk signal.
- For tx\_link instance, assign the txlink\_clk signal.
- For all supported devices, except Intel Stratix 10 E-tile devices:

For rx phy and tx phy instances, assign the input clock of the transceiver reset controller.

• For Intel Stratix 10 E-tile devices:

For rx\_phy and tx\_phy instances, assign rxphy\_clk[0] and txphy\_clk[0] as the acquisition clock. Then, add the following set false path constraint in the SDC script.

```
set_false_path -from 
<instance_name>|inst_phy|inst_xcvr|*counter_*x_ready|r_reset -to
```
auto\_fab\*sld\_signaltap\_inst\*

*Note:* The PHY signals are different for Intel Stratix 10 E-tile devices. Remove the irrelevant signals and add the Intel Stratix 10 E-tile device PHY signals into the Signal Tap Logic Analyzer.

JESD204B Simplex (Base only) IP core:-

- For rx link instance, assign the rxlink clk signal.
- For tx link instance, assign the txlink clk signal.
- *Note:* The GUI parameter editor allows you to choose the appropriate instance for each IP core name if your design contains more than one JESD204B instances. For simplex core, you need to choose the RX instance followed by TX instance to generate the proper STP file.
- 7. Click **Save** to save the modified STP. A dialog box pops up with a message "Do you want to enable Signal Tap File "<stp file name>" for the current project?". Click **Yes**. Then, compile your design.
- 8. To program the FPGA, click **Tools** ➤ **Programmer**.
- 9. Open the generated STP file again if it has closed after step 6.
- 10. To observe the state of your IP core, click **Run Analysis** in the Signal Tap Logic Analyzer.

You may see signals or Signal Tap instances that are red, indicating they are not available in your design. In most cases, you can safely ignore these signals and instances because the software generates wider buses and certain instances that your design does not include.

### **6.7. Debugging JESD204B Link Using System Console**

The system console provides access to the JESD204B IP register sets through the Avalon-MM interfaces.

To use the system console, your design must contain a Platform Designer subsystem with the JTAG-to-Avalon-MM Master bridge or Nios II Processor component. Connect the JESD204B IP Avalon-MM interface to the Avalon-MM master through the Platform Designer interconnect directly if the IP resides in the Platform Designer subsystem. Otherwise, connect the Avalon-MM interface through the Merlin slave translator if the IP is not part of the Platform Designer subsystem.





### **PHY Layer for All Devices Except Intel Stratix 10 E-tile Devices**

Verify the PHY status through these signals in the *<ip\_variant\_name>***.v**:

### **Table 91. PHY Status Signals for All Supported Devices Except Intel Stratix 10 E-tile Devices**



Use the rxphy\_clk[0] or txphy\_clk[0] signal as sampling clock for the Signal Tap Logic Analyzer.

For a normal operation of the JESD204B RX path, the rx\_is\_lockedtodata bit for each lane should be "1" while the rx\_cal\_busy, rx\_analogreset, and rx digitalreset bit for each lane should be "0".

For a normal operation of the JESD204B TX path, the pll locked bit for each lane should be "1" while the tx\_cal\_busy, pll\_powerdown, tx\_analogreset, and tx digitalreset bit for each lane should be "0".

Measure the rxphy\_clk or txphy\_clk frequency by connecting the clock to the CLKOUT pin on the FPGA. The frequency should be the same as link clock frequency for PCS option in Hard PCS or Soft PCS mode. The frequency is half of the link clock frequency for PCS option in PMA Direct mode.





### **PHY Layer for Intel Stratix 10 E-tile Devices**

Verify the PHY status through these signals in the *<ip\_variant\_name>***.v**:

### **Table 92. PHY Status Signals for Intel Stratix 10 E-tile Devices**



Use the rxphy\_clk[0] or txphy\_clk[0] signal as the acquisition clock. Then add the following set\_false\_path constraint in the SDC script.

set false path -from

<instance\_name>|inst\_phy|inst\_xcvr|\*counter\_\*x\_ready|r\_reset -to

auto\_fab\*sld\_signaltap\_inst\*

For a normal operation of the JESD204B RX path, the phy\_rx\_pma\_ready, phy\_rx\_ready and the rx\_islockedtodata bits for each lane should be "1".

For a normal operation of the JESD204B TX path, the phy\_tx\_pma\_ready and phy tx ready bits for each lane should be "1".

Measure the rxphy\_clk or txphy\_clk frequency by connecting the clock to the CLKOUT pin on the FPGA. The frequency should be the same as link clock frequency.

### **Link Layer**

Verify the RX and TX PHY-link layer interface operation through these signals in the *<ip\_variant\_name>***\_inst\_phy.v**:

#### **Table 93. RX and TX PHY-Link Layer Signals**







Verify the link layer operation through these signals in the *<ip\_variant\_name>***.v**:

### **Table 94. RX and TX Link Layer Signals**



Intel recommends that you verify the JESD204B functionality by accessing the DAC SPI registers or any debug feature provided by the DAC manufacturer.





### **Figure 33. JESD204B Link Initialization**

This is a Signal Tap image during the JESD204B link initialization. The JESD204B link has two transceiver channels  $(L = 2)$ .



Description of the timing diagram:

- a. The JESD204B link is out of reset.
- b. The RX CDR is locked and PCS outputs valid characters to link layer.
- c. No running disparity error and 8B/10B block within PCS successfully decodes the incoming characters.
- d. The ADC transmits /K/ character or BC hexadecimal number to the FPGA, which starts the CGS phase.
- e. Upon receiving 4 consecutive /K/ characters, the link layer deasserts the rx\_dev\_sync\_n signal.
- f. The JESD204B link transition from CGS to ILAS phase when ADC transmit /R/ or 1C hexadecimal after /K/ character.
- g. Start of 2<sup>nd</sup> multiframe in ILAS phase. 2<sup>nd</sup> multiframe contains the JESD204B link configuration data.
- h. Start of 3rd multiframe.
- i. Start of  $4<sup>th</sup>$  multiframe.
- j. Device lanes alignment is achieved. In this example, there is only one device, the dev\_lane\_aligned connects to alldev\_lane\_aligned and both signals are asserted together.
- k. Start of user data phase where user data is streamed through the JESD204B link.



JESD204B Intel® FPGA IP User Guide **[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20JESD204B%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01142%202020.03.03)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)**



#### **Transport Layer**

Verify the RX transport layer operation using these signals in the **altera\_jesd204\_transport\_rx\_top.sv**:

- jesd204\_rx\_dataout
- jesd204\_rx\_data\_valid
- jesd204\_rx\_data\_ready
- jesd204\_rx\_link\_data\_ready
- jesd204\_rx\_link\_error
- rxframe\_rst\_n

Use the rxframe clk signal as the sampling clock.

For normal operation, the jesd204\_rx\_data\_valid, jesd204\_rx\_data\_ready, and jesd204\_rx\_link\_data\_ready signals should be asserted while the jesd204 rx link error should be deasserted. You can view the ramp or sine wave test pattern on the jesd204\_rx\_dataout bus.

#### **Figure 34. Ramp Pattern on the jesd204\_rx\_dataout Bus**

This is a Signal Tap II image during the JESD204B user data phase with ramp pattern transmitted from the ADC.



Verify the TX transport layer operation using these signals in the **altera\_jesd204\_transport\_tx\_top.sv**:

- txframe\_rst\_n
- jesd204\_tx\_datain
- jesd204 tx data valid
- jesd204\_tx\_data\_ready
- jesd204\_tx\_link\_early\_ready
- jesd204\_tx\_link\_data\_valid
- jesd204\_tx\_link\_error

Use the txframe clk signal as the sampling clock.

For normal operation, the jesd204\_tx\_data\_valid, jesd204\_tx\_data\_ready, jesd204 tx link early ready, and jesd204 tx link data valid signals should be asserted while the jesd204\_tx\_link\_error should be deasserted. You





can verify the user data arrangement (shown in the data mapping tables in the *TX Path Data Remapping* section in the *Design Examples for JESD204B IP Core User Guide*) by referring to the jesd204\_tx\_datain bus.

### **Related Information**

- [V-Series Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398984401269.html#nik1398983846907)
- [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)
- [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#joe1486506866122)
- [Intel Stratix 10 L- and H-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)
- [E-tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/kqh1479167866037.html#kgj1479231028757)
- [AN 696: Using the JESD204B MegaCore Function in Arria V Devices](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1410501111060.html#bhc1410501039654) More information about the performance and interoperability of the JESD204B IP core.
- [AN 729: Implementing JESD204B IP Core System Reference Design with Nios II](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1423797291882.html#bhc1423797201068) [Processor As Control Unit](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1423797291882.html#bhc1423797201068) An example of implementing a full-featured software control flow with various user commands in a JESD204B system that incorporates a Nios II processor
- [JESD204B Reference Design](https://cloud.altera.com/devstore/platform/?acds_version=any&ip_core=JESD204) Available design examples in Intel FPGA Design Store.
- [Design Examples for JESD204B IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1411117150360.html#bhc1411116962639) More information about the TX path data remapping in the Transport Layer.
- [JESD204B Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dsy1488866740587.html#1463109633056)
- [JESD204B Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/sss1463108978401.html#1463109633056)
- [JESD204B Intel Cyclone 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/aai1522757404767.html#1463109633056)



# <span id="page-168-0"></span>**7. JESD204B Intel FPGA IP User Guide Archives**

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to 19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

If an IP core version is not listed, the user guide for the previous IP core version applies.



Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





## **8. Document Revision History for the JESD204B Intel FPGA IP User Guide**



Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.





























r







Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



### **Как с нами связаться**

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru) **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.