16-bit Proprietary Microcontroller

CMOS

F²MC-16F MB90F244

MB90F244

■ DESCRIPTION

The MB90F244 is a 16-bit microcontroller optimized for applications in mechatronics such as HDD units. The architecture of the MB90F244 is based on the MB90242A, and embedded with a 128-Kbyte flash memory.

The instruction set is based on the AT architecture of the F²MC* family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90F244 includes a variety of peripherals on chip, such as the device is equipped with 8-channel 8/10-bit A/D converter, UART, 3-channel 16-bit reload timers, 1-channel 16-bit timer, 4-channel 16-bit input capture and 4-channel DTP/external interrupts.

Differences between the MB90F244 and MB90F243 to meet the 3.3 V ±0.3 V power supply voltage are that the power consumption of the MB90F244 is about 10% less than that of the MB90F243 and the operating frequency of the MB90F244 is up to 50 MHz from 32 MHz of the MB90F243.

* : F²MC stands for FUJITSU Flexible Microcontroller.

## ■ PACKAGE

80-pin Plastic TQFP

(FPT-80P-M15)

■ FEATURES

- Minimum execution time (target): 40.0 ns at 50 MHz oscillation (3.3 V ±0.3 V)
- Instruction set optimized for controller applications
  Variety of data types: bit, byte, word, long-word
  Expanded addressing modes: 25 types
  High coding efficiency
  Improvement of high-precision arithmetic operations through use of 32-bit accumulator
  Enhanced multiplication and division instructions (signed arithmetic operations)
- Instruction set supports high-level language (C language) and multitasking
  Inclusion of system stack pointer
  Variety of pointers
  High instruction set symmetry
  Barrel shift instruction
  Stack check function
- Improved execution speed: 8-byte queue
- Powerful interrupt functions
  Interrupt processing time: 0.64 µs at 50 MHz oscillation
  Priority levels: 8 levels (programmable)
  External interrupt inputs: 4 channels
- Automatic transfer function independent of CPU
  Extended intelligent I/O service: Max.15 channels
- 128-Kbyte flash memory
  Access time (min.) : 80 ns
  Sector structure of 16K + 512 × 2 + 7K + 8K + 32K + 64K
  Program/erase operations from both EPROM programmer and CPU through built-in flash memory interface circuit
  Built-in programming booster circuit for flash memory
- Internal RAM: 1.152 kbyte
  According to mode settings, data stored on RAM can be executed as CPU instructions.
- General-purpose ports: Max. 63 channels (single-chip mode)
                         Max. 38 channels (external bus mode)
- 18-bit timebase timer
- Watchdog timer
- UART: 8 bits × 1 channel
- 8/16-bit I/O simple serial interface (max. 12.5 Mbps): 1 channel
- 8/10-bit A/D converter: Analog inputs: 8 channels
  Resolution: 10 bits (switchable to 8 bits/10 bits)
  Conversion time: Min. 1 µs
  Conversion result store register: 4 channels
- 16-bit I/O timer
  16-bit free-run timer: 1 channel (operating clock: 0.16 µs)
  16-bit input capture: 4 channels
- 16-bit reload timer: 3 channels
- Low-power consumption modes
  Sleep mode
  Stop mode
  Hardware standby mode
- Packages: TQFP-80 (FPT-80P-M15)
             (For more information about the package, see section "■ Package Dimensions.")

(Continued)

2

(Continued)
- PLL clock multiple function
- CMOS technology
- Power supply voltage: 3.3 V ±0.3 V or 5.0 V ±0.5 V
      (Varies with conditions such as the operating frequency. See section
      "■ Electrical Characteristics.")

■ PIN ASSIGNMENT

(Top view)

Top side pins (left to right):
RST
P57/ASR3/INT3/BYTE
P56/RD/CE
P55/WRL/WR/OE
P54/WRH/WE
P53/HRQ
P52/HAK
P51/RDY
CLK/RY/BY
P82/INT2/ATG
P81/INT1
P80/INT0
P75/SOD1
P74/SID1
P73/SCK1
P72/TOT2
P71/TOT1
P70/TOT0/AN4
HST
MD2

Left side pins (top to bottom):
Vss
X0
X1
Vcc 5
P00/D00/DQ0
P01/D01/DQ1
P02/D02/DQ2
P03/D03/DQ3
P04/D04/DQ4
P05/D05/DQ5
P06/D06/DQ6
P07/D07/DQ7
P10/D08/DQ8
P11/D09/DQ9
P12/D10/DQ10
P13/D11/DQ11
P14/D12/DQ12
P15/D13/DQ13
P16/D14/DQ14
P17/D15/DQ15

Right side pins (top to bottom):
MD1
MD0
Vcc
P65/AN5
P67/AN7
P66/AN6
P63/AN3
P62/AN2
Vss
P61/AN1
P60/AN0
AVss
AVRL
AVRH
AVcc
P47/A23/ASR2/TIN2
P46/A22/ASR1/TIN1
P45/A21/ASR0/TIN0
P44/A20/SCK0
P43/A19/SOD0

Bottom side pins (left to right):
P20/A00/AQ0
P21/A01/AQ1
P22/A02/AQ2
P23/A03/AQ3
P24/A04/AQ4
P25/A05/AQ5
P26/A06/AQ6
P27/A07/AQ7
Vss
P30/A08/AQ8
P31/A09/AQ9
P32/A10/AQ10
P33/A11/AQ11
P34/A12/AQ12
P35/A13/AQ13
P36/A14/AQ14
P37/A15/AQ15
P40/A16/AQ16
P41/A17/AQ17
P42/A18/SID0/AQ18

(FPT-80P-M15)

■ PIN DESCRIPTION

Pin no. TQFP-80*	Pin name	Circuit type	Function
62	X0	A	Crystal oscillator pins (50 MHz)
63	X1		
39 to 41	MD0 to MD2	C	Operating mode selection input pins Connect directly to $V_{CC}5$ or V_{SS}. In the flash memory mode, these pins are set to be V_{ID} (= 12.0 V) input pins by performing a proper operation.
60	$\overline{RST}$	B	External reset request input pin
42	$\overline{HST}$	D	Hardware standby input pin
65 to 72	P00 to P07	E	General-purpose I/O port
	D00 to D07		I/O pins for the lower 8 bits of the external data bus
	DQ0 to DQ7		Data I/O pins for each operation command This function is valid in the flash memory mode.
73 to 80	P10 to P17	E	General-purpose I/O port This function is valid when the external bus 8-bit mode.
	D08 to D15		I/O pins for the upper 8 bits of the external data bus This function is valid when 16-bit bus mode.
	DQ8 to DQ15		Data I/O pins for each operation command This function is valid in the flash memory mode.
1 to 8	P20 to P27	F	General-purpose I/O port
	A00 to A07		Output pins for the medium 8 bits of the external address bus
	AQ0 to AQ7		Address input pins for each operation command This function is valid in the flash memory mode.
10 to 17	P30 to P37	F	General-purpose I/O port This function is valid when the corresponding bit of the middle address control register specification is "port".
	A08 to A15		Output pins for the medium 8 bits of the external address bus This function is valid when the corresponding bit of the middle address control register specification is "port".
	AQ8 to AQ15		Address input pins for each operation command This function is valid in the flash memory mode.
18	P40	F	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A16		External address bus output pin of the bit 16 This function is valid when the corresponding bit of the upper address control register specification is "address".
	AQ16		Address input pin for each operation command This function is valid in the flash memory mode.

*: FPT-80P-M15

(Continued)

Pin no. TQFP-80*	Pin name	Circuit type	Function
19	P41	F	General-purpose I/O port This function is valid when the upper address control register specification is "port".
	A17		External address bus output pin of the bit 17 This function is valid when the corresponding bit of the upper address control register specification is "address".
	AQ17		Address input pin for each operation command This function is valid in the flash memory mode.
20	P42	F	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A18		External address bus output pin of the bit 18 This function is valid when the corresponding bit of the upper address control register specification is "address".
	SID0		UART #0 data input pin During UART #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	AQ18		Address input pin for each operation command This function is valid in the flash memory mode.
21	P43	G	General-purpose I/O port This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "port".
	A19		External address bus output pin of the bit 19 This function is valid when the UART #0 data output is disabled and the corresponding bit of the upper address control register specification is "address".
	SOD0		UART #0 data output pin This function is valid when the UART #0 data output is enabled.
22	P44	G	General-purpose I/O port This function is valid when the UART #0 clock output is disabled and the corresponding bit of the upper address control register specification is "port".
	A20		External address bus output pin of the bit 20 This function is valid when the UART #0 clock output is disabled and the corresponding bit of the upper address control register specification is "address".
	SCK0		UART #0 clock I/O pin

*: FPT-80P-M15   (Continued)

Pin no. TQFP-80*	Pin name	Circuit type	Function
23	P45	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A21		External address bus output pin of the bit 21 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR0		16-bit input capture #0 data input pin During 16-bit input capture #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN0		16-bit timer #0 data input pin During 16-bit timer #0 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
24	P46	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A22		External address bus output pin of the bit 22 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR1		16-bit input capture #1 data input pin During 16-bit input capture #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN1		16-bit timer #1 data input pin During 16-bit timer #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
25	P47	G	General-purpose I/O port This function is valid when the corresponding bit of the upper address control register specification is "port".
	A23		External address bus output pin for the bit 23 This function is valid when the corresponding bit of the upper address control register specification is "address".
	ASR2		16-bit input capture #2 data input pin During 16-bit input capture #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	TIN2		16-bit timer #2 data input pin During 16-bit timer #2 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.

*: FPT-80P-M15

(Continued)

Pin no. TQFP-80*	Pin name	Circuit type	Function
53	P51	H	General-purpose I/O port This function is valid when the ready function is disabled.
	RDY		Ready input pin This function is valid when the ready function is enabled.
54	P52	H	General-purpose I/O port This function is valid when the hold function is disabled.
	$\overline{HAK}$		Hold acknowledge output pin This function is valid when the hold function is enabled.
55	P53	H	General-purpose I/O port This function is valid when the hold function is disabled.
	HRQ		Hold request input pin This function is valid and when the hold function is enabled.
56	P54	F	General-purpose I/O port This function is valid in external bus 8-bit mode, or when $\overline{WRH}$ pin output is disabled.
	$\overline{WRH}$		Write strobe output pin for the upper 8 bits of the data bus This function is valid in modes where the external bus 16-bit mode is enabled, and $\overline{WRH}$ pin output is enabled.
	$\overline{WE}$		Write enable input pin This function is valid in the flash memory mode.
57	P55	F	General-purpose I/O port This function is valid when $\overline{WRL}$ pin output is disabled.
	$\overline{WRL}$ / $\overline{WR}$		Write strobe output pin for the lower 8 bits of the data bus This function is valid $\overline{WRL}$ pin output is enabled.
	$\overline{OE}$		Output enable input pin for each operation command This function is valid in the flash memory mode.
58	P56	F	General-purpose I/O port
	$\overline{RD}$		Read strobe output pin for the data bus
	$\overline{CE}$		Chip enable input pin for each operation command This function is valid in the flash memory mode.
59	P57	F	General-purpose I/O port
	ASR3		16-bit input capture #3 data input pin During 16-bit input capture #3 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	INT3		DTP/external interrupt #3 data input pin During DTP/external interrupt #3 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
	$\overline{BYTE}$		Byte access control input pin This function is valid in the flash memory mode.

*: FPT-80P-M15

(Continued)

Pin no. TQFP-80*	Pin name	Circuit type	Function
30, 31, 33, 34, 35, 36, 37	P60, P61, P62, P63, P66, P67, P65	I	N-ch open-drain type I/O ports When bits corresponding to the ADER are set to "0", reading instructions other than the read-modify-write group returns the pin level. The value written on the data register is output to this pin directly.
	AN0, AN1, AN2, AN3, AN6, AN7, AN5		8/10-bit A/D converter analog input pins Use this function after setting bits corresponding to the ADER to "1" and setting corresponding bits of the data register to "1".
43	P70	J	General-purpose I/O port This function is valid when the bit corresponded to ADER is set to "0" and also the output of 16-bit timer #0 is disabled.
	TOT0		16-bit timer output pin This function is valid when the bit corresponded to ADER is set to "0" and also the output of 16-bit timer #0 is enabled.
	AN4		8/10-bit AD converter analog input pin This function can be used when the bit corresponded to ADER is set to "1" and also the bit correponded to the data resister is set to "1".
44, 45	P70, P72	G	General-purpose I/O port This function is valid when the reload timer #1, and #2 output is disabled.
	TOT1, TOT2		16-bit timer output pins This function is valid when the 16-bit timer #1, and #2 output is enabled.
46	P73	G	General-purpose I/O port This function is valid when the SSI #1 clock output is disabled.
	SCK1		SSI #1 clock output I/O pin
47	P74	G	General-purpose I/O port This function is always valid.
	SID1		SSI #1 data input pin During SSI #1 input operations, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
48	P75	G	General-purpose I/O port This function is valid when the SSI #1 data output is disabled.
	SOD1		SSI #1 data output pin This function is valid when the SSI #1 data output is disabled.

*: FPT-80P-M15

(Continued)

Pin no.	Pin name	Circuit type	Function
TQFP-80*			
49, 50	P80, P81	G	General-purpose I/O port This function is always valid.
	INT0, INT1		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately.
51	P82	G	General-purpose I/O port This function is always valid.
	INT2		DTP/external interrupt input pin When external interrupts are enabled, these inputs may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using them for output deliberately. Because an input to this pin is clamped to Low when the CPU stops, use INT0 or INT1 to wake up the system from the stop mode.
	$\overline{\text{ATG}}$		8/10-bit A/D converter trigger input pin When 8/10-bit A/D converter is waiting for activation, this input may be used at any time; therefore, it is necessary to stop output by other functions on this pin, except when using it for output deliberately.
52	CLK	G	CLK output pin
	RY/$\overline{\text{BY}}$		Open-drain pin output ready/busy signal in the program deleting operation This function is valid in the flash memory mode.
38	V_{CC}	Power supply	Digital circuit power supply pin
64	$V_{CC}5$	Power supply	Power supply voltage (5.0 V) input pin for flash memory
9, 32, 61	V_{SS}	Power supply	Digital circuit power supply (GND) pin
26	AV_{CC}	Power supply	Analog circuit power supply pin This power supply must only be turned on or off when electric potential of AV_{CC} or greater is applied to V_{CC}.
27	AVRH	Power supply	8/10-bit A/D converter external reference voltage input pin This pin must only be turned on or off when electric potential of AVRH or greater is applied to AV_{CC}.
28	AVRL	Power supply	8/10-bit A/D converter external reference voltage input pin
29	AV_{SS}	Power supply	Analog circuit power supply (GND) pin

*: FPT-80P-M15

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	X0 X1 R Clock halt Clock input	• 50 MHz • Oscillation feedback resistor: Approximately 1 MΩ
B	R P-ch Tr N-ch Tr Diffusion resistor CMOS Digital input	• CMOS-level hysteresis input (without standby control) • Pull-up resistor: Approximately 50 kΩ
C	Control signal Mode input Diffusion resistor	• CMOS-level input • High voltage control for flash memory testing
D	P-ch Tr N-ch Tr Diffusion resistor CMOS Digital input	• CMOS-level hysteresis input (without standby control)

(Continued)

(Continued)

Type	Circuit	Remarks
E	Digital output Digital output Diffusion resistor Flash memory mode Standby control signal TTL TTL Flash memory input Digital input	• CMOS-level output • TTL-level input (with standby control)
F	Digital output Digital output Diffusion resistor Flash memory mode Standby control signal TTL CMOS Flash memory input Digital input	• CMOS-level output • CMOS-level hysteresis input • TTL-level input (flash memory mode) (with standby control)
G	Digital output Digital output Diffusion resistor Standby control signal CMOS Digital input	• CMOS-level output • CMOS-level hysteresis input (with standby control)
H	Digital output Digital output Diffused resistor Standby control signal TTL Digital input	• CMOS-level output • TTL-level input (with standby control)

(Continued)

(Continued)

Type	Circuit	Remarks
I		• N-ch open-drain CMOS-level output • CMOS-level hysteresis input (analog input) (with analog input control)
J		• N-ch open-drain CMOS-level output • CMOS-level hysteresis input (analog input) (with analog input control)

■ **HANDLING DEVICES**

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to the input or output pins other than medium-and high-voltage pins or if higher than the voltage which shown on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics"is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.

2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

3. Precautions when Using an External Clock

When an external clock is used, drive X0 only.

• **For example an external clock**

4. Power Supply Pins

When there are several V_{CC} and V_{SS} pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latch-up. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to V_{CC} and V_{SS} with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about 0.1 μF between V_{CC} and V_{SS} near this device as a bypass capacitor.

5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0 and X1 pins and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

6. Sequence for Applying the A/D Converter Power Supply and the Analog Inputs

Always be sure to apply the digital power supply (V_{CC}) before applying the A/D converter power supply (AV_{CC}, AVRH, and AVRL) and the analog inputs (AN0 to AN7).

In addition, when the power is turned off, turn off the A/D converter power supply and the analog inputs first, and then turn off the digital power supply. (Turning on or off the analog and digital power supplies simultaneously will not cause any problems.)

Whether applying or cutting off the power, be certain that AVRH does not exceed AV_{CC}.

7. External Reset Input

To reliably reset the controller by inputting an "L" level to the $\overline{RST}$ pin, ensure that the "L" level is applied for at least five machine cycles.

8. $\overline{HST}$ Pin

When turning on the system, be sure to set the $\overline{HST}$ pin to "H" level. Never set the $\overline{HST}$ pin to "L" level while the $\overline{RST}$ pin is in "L" level.

9. CLK Pin

    Note: CLK pin cannot use as I/O port.
             Care must be taken that this is different from standard specification for F^2MC-16F family.

10.Specifed Interrupt Sequence

When the interrupt stack area is allocated to the external memory, even if the higher priority level interrupt may generate while the former interrupt is waiting in the stack area, the latter higher priority level interrupt routine has to wait untill the former interrupt routine is excuted. In this case the former interrupt routine is excuted in the latter higher priority level.

Normal interrupt sequence | Specified interrupt sequence

Interrupt level (ILM = 0)
Interrupt level (ILM = 1)
Interrupt level (ILM = 7)

A   B interrupt generation   A   A   B interrupt generation   A

C interrupt generation   C interrupt generation

A: Main routine operation (ILM = 7)
B: Priority 0 interrupt routine (ILM = 0)
C: Priority 1 interrupt routine (ILM = 1)

Program operation
Program transition (Resister stack)

■ BLOCK DIAGRAM

■ F²MC-16L CPU PROGRAMMING MODEL

• **Dedicated registers**

| AH | AL | Accumulator |

USP	User stack pointer
SSP	System stack pointer
PS	Processor status
PC	Program counter
USPCU	User stack upper limit register
SSPCU	System stack upper limit register
USPCL	User stack lower limit register
SSPCL	System stack lower limit register

| DPR | Direct page register |

PCB	Program bank register
DTB	Data bank register
USB	User stack bank register
SSB	System stack bank register
ADB	Additional data bank register

← 8 bits →

← 16 bits →

← 32 bits →

• **General-purpose registers**

Max. 32 banks

R7	R6
R5	R4
R3	R2
R1	R0
RW3
RW2
RW1
RW0

RL3

RL2

RL1

RL0

$000180_H + (RP \times 10_H)$ →

← 16 bits →

• **Processor status (PS)**

| ILM | RP | — | I | S | T | N | Z | V | C |

CCR

■ MEMORY MAP

	Single-chip mode	Internal ROM/ external bus mode	External ROM/ external bus mode
FFFFFF$_H$	Flash memory ROM	Flash memory ROM	
FE0000$_H$			
00057F$_H$			
	RAM	RAM	RAM
000100$_H$			
0000C0$_H$			
000020$_H$	Peripheral	Peripheral	Peripheral
000000$_H$	I/O	I/O	I/O

: access inhibited

: Internal access memory

: Exernal access memory

■ I/O MAP

Address	Register name	Register	Read/write	Resource name	Initial value
000000$_H$	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX $_B$
000001$_H$	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX $_B$
000002$_H$	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX $_B$
000003$_H$	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX $_B$
000004$_H$	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX $_B$
000005$_H$	PDR5	Port 5 data register	R/W	Port 5	XXXXXXX− $_B$
000006$_H$	PDR6	Port 6 data register	R/W	Port 6	1 1 1 − 1 1 1 1 $_B$
000007$_H$	PDR7	Port 7 data register	R/W	Port 7	− − XXXXX $_B$
000008$_H$	PDR8	Port 8 data register	R/W	Port 8	− − − − − XXX $_B$
000009$_H$ to 00000F$_H$		(Vacancy)			
000010$_H$	DDR0	Port 0 data direction register	R/W	Port 0	0 0 0 0 0 0 0 0 $_B$
000011$_H$	DDR1	Port 1 data direction register	R/W	Port 1	0 0 0 0 0 0 0 0 $_B$
000012$_H$	DDR2	Port 2 data direction register	R/W	Port 2	0 0 0 0 0 0 0 0 $_B$
000013$_H$	DDR3	Port 3 data direction register	R/W	Port 3	0 0 0 0 0 0 0 0 $_B$
000014$_H$	DDR4	Port 4 data direction register	R/W	Port 4	0 0 0 0 0 0 0 0 $_B$
000015$_H$	DDR5	Port 5 data direction register	R/W	Port 5	0 0 0 0 0 0 0 − $_B$
000016$_H$	ADER	Analog input enable register	R/W	Analog input enabled	1 1 1 1 1 1 1 1 $_B$
000017$_H$	DDR7	Port 7 data direction register	R/W	Port 7	− − 0 0 0 0 0 0 $_B$
000018$_H$	DDR8	Port 8 data direction register	R/W	Port 8	− − − − − 0 0 0 $_B$
000019$_H$ to 00001F$_H$		(Vacancy)			
000020$_H$	SCR1	Serial control status register 1	R/W	8/16-bit I/O simple serial interface ch. 1	1 0 0 0 0 0 0 0 $_B$
000021$_H$	SSR1	Serial status register 1	R/W		− − − − − − 0 0 $_B$
000022$_H$	SDR1L	Serial data register 1 (L)	R/W		XXXXXXXX $_B$
000023$_H$	SDR1H	Serial data register 1 (H)	R/W		XXXXXXXX $_B$
000024$_H$ to 000027$_H$		(Vacancy)			
000028$_H$	UMC0	Mode control register 0	R/W	UART ch. 0	0 0 0 0 0 1 0 0 $_B$
000029$_H$	USR0	Status register 0	R/W		0 0 0 1 0 0 0 0 $_B$
00002A$_H$	UIDR0/ UODR0	Input data register 0/ output data register 0	R/W		XXXXXXXX $_B$
00002B$_H$	URD0	Rate and data register 0	R/W		0 0 0 0 0 0 0 0 $_B$
00002C$_H$ to 00002E$_H$		(Vacancy)			

(Continued)

Address	Register name	Register	Read/ write	Resource name	Initial value
00002F$_H$	CKSCR	Clock selection register	R/W	PLL	$----1100_B$
000030$_H$	ENIR	DTP/interrupt enable register	R/W	DTP/external interrupt	$----0000_B$
000031$_H$	EIRR	DTP/interrupt source register	R/W		$----0000_B$
000032$_H$	ELVR	Request level setting register	R/W		00000000_B
000033$_H$ to 00003F$_H$		(Vacancy)			
000040$_H$	TMCSR0	Timer control status register #0	R/W	16-bit timer #0	00000000_B
000041$_H$			R/W		$----0000_B$
000042$_H$	TMR0	16-bit timer register #0	R		$XXXXXXXX_B$
000043$_H$			R		$XXXXXXXX_B$
000044$_H$	TMRLR0	16-bit reload register #0	W		$XXXXXXXX_B$
000045$_H$			W		$XXXXXXXX_B$
000046$_H$		(Vacancy)			
000047$_H$					
000048$_H$	TMCSR1	Timer control status register #1	R/W	16-bit timer #1	00000000_B
000049$_H$			R/W		$----0000_B$
00004A$_H$	TMR1	16-bit timer register #1	R		$XXXXXXXX_B$
00004B$_H$			R		$XXXXXXXX_B$
00004C$_H$	TMRLR1	16-bit reload register #1	W		$XXXXXXXX_B$
00004D$_H$			W		$XXXXXXXX_B$
00004E$_H$		(Vacancy)			
00004F$_H$					
000050$_H$	TMCSR2	Timer control status register #2	R/W	16-bit timer #2	00000000_B
000051$_H$			R/W		$----0000_B$
000052$_H$	TMR2	16-bit timer register #2	R		$XXXXXXXX_B$
000053$_H$			R		$XXXXXXXX_B$
000054$_H$	TMRLR2	16-bit reload register #2	W		$XXXXXXXX_B$
000055$_H$			W		$XXXXXXXX_B$
000056$_H$ to 00005F$_H$		(Vacancy)			
000060$_H$	ICP0	Input capture register 0	R	16-bit input capture 0 and 1	$XXXXXXXX_B$
000061$_H$			R		$XXXXXXXX_B$
000062$_H$	ICP1	Input capture register 1	R		$XXXXXXXX_B$
000063$_H$			R		$XXXXXXXX_B$
000064$_H$	ICS0	Input capture control status register 0 and 1	R/W		00000000_B
000065$_H$		(Vacancy)			

(Continued)

Address	Register name	Register	Read/ write	Resource name	Initial value
000066$_H$	ICP2	Input capture register 2	R		XXXXXXXX$_B$
000067$_H$					XXXXXXXX$_B$
000068$_H$	ICP3	Input capture register 3	R	16-bit input capture 2 and 3	XXXXXXXX$_B$
000069$_H$					XXXXXXXX$_B$
00006A$_H$	ICS1	Input capture control status register 2 and 3	R/W		00000000$_B$
00006B$_H$	(Vacancy)				
00006C$_H$	TCDT	Timer data register	R	16-bit freerun timer	00000000$_B$
00006D^H			R		00000000$_B$
00006E$_H$	TCCS	Timer control status register	R/W		00000000$_B$
00006F$_H$	(Vacancy)				
000070$_H$	ADCS 1	A/D control status register 1	R/W		000−0000$_B$
000071$_H$	ADCS 2	A/D control status register 2	R/W		−000−−00$_B$
000072$_H$	ADCT 1	Conversion time setting register 1	R/W		XXXXXXXX$_B$
000073$_H$	ADCT 2	Conversion time setting register 2	R/W		XXXXXXXX$_B$
000074$_H$	ADTL0	A/D data register 0 (L)	R		XXXXXXXX$_B$
000075$_H$	ADTH0	A/D data register 0 (H)	R	8/10-bit A/D converter	−−−−−−XX$_B$
000076$_H$	ADTL1	A/D data register 1 (L)	R		XXXXXXXX$_B$
000077$_H$	ADTH1	A/D data register 1 (H)	R		−−−−−−XX$_B$
000078$_H$	ADTL2	A/D data register 2 (L)	R		XXXXXXXX$_B$
000079$_H$	ADTH2	A/D data register 2 (H)	R		−−−−−−XX$_B$
00007A$_H$	ADTL3	A/D data register 3 (L)	R		XXXXXXXX$_B$
00007B$_H$	ADTH3	A/D data register 3 (H)	R		−−−−−−XX$_B$
00007C$_H$ to 00008F$_H$	(Vacancy)				
000090$_H$ to 00009E$_H$	(System reserved area)*1				
00009F$_H$	DIRR	Delayed interrupt source generation/ release register	R/W	Delayed interrupt generation module	−−−−−−−0$_B$
0000A0$_H$	STBYC	Standby control register	R/W	Low-power consumption mode	0001XXXX$_B$
0000A3$_H$	MACR	Middle address control register	W		*2
0000A4$_H$	HACR	High address control register	W	External pin	*2
0000A5$_H$	EPCR	External pin control register	W		*2

(Continued)

(Continued)

Address	Register name	Register	Read/write	Resource name	Initial value
0000A8$_H$	WTC	Watchdog timer control register	R/W	Watchdog timer	XXXXXXXX$_B$
0000A9$_H$	TBTC	Timebase timer control register	R/W	Timebase timer	0XX00000$_B$
0000AE$_H$	FMCS	Control status register	R/W	Flash memory	000X0−−0$_B$
0000B0$_H$	ICR00	Interrupt control register 00	R/W*3	Interrupt controller	00000111$_B$
0000B1$_H$	ICR01	Interrupt control register 01	R/W*3		00000111$_B$
0000B2$_H$	ICR02	Interrupt control register 02	R/W*3		00000111$_B$
0000B3$_H$	ICR03	Interrupt control register 03	R/W*3		00000111$_B$
0000B4$_H$	ICR04	Interrupt control register 04	R/W*3		00000111$_B$
0000B5$_H$	ICR05	Interrupt control register 05	R/W*3		00000111$_B$
0000B6$_H$	ICR06	Interrupt control register 06	R/W*3		00000111$_B$
0000B7$_H$	ICR07	Interrupt control register 07	R/W*3		00000111$_B$
0000B8$_H$	ICR08	Interrupt control register 08	R/W*3		00000111$_B$
0000B9$_H$	ICR09	Interrupt control register 09	R/W*3		00000111$_B$
0000BA$_H$	ICR10	Interrupt control register 10	R/W*3		00000111$_B$
0000BB$_H$	ICR11	Interrupt control register 11	R/W*3		00000111$_B$
0000BC$_H$	ICR12	Interrupt control register 12	R/W*3		00000111$_B$
0000BD$_H$	ICR13	Interrupt control register 13	R/W*3		00000111$_B$
0000BE$_H$	ICR14	Interrupt control register 14	R/W*3		00000111$_B$
0000BF$_H$	ICR15	Interrupt control register 15	R/W*3		00000111$_B$
0000C0$_H$ to 0000FF$_H$	(External area)*3				

Explanation of read/write
  R/W : Readable and writable
  R   : Read only
  W   : Write only

Explanation of initial values
  0 : The initial value of this bit is "0".
  1 : The initial value of this bit is "1".
  X : The initial value of this bit is undefined.
  − : This bit is unused. No initial value is defined.

*1: Access prohibited.
*2: The initial values are changed depending on a bus mode.
*3: The only area available for the external access below address 0000FF$_H$ is this area. Addresses not explained in the table are "(reserved area)"; accesses to these areas are handled accesses to internal areas. No access signal is generated for the external bus.

Note: Do not use any "(vacancy)".

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

$(AV_{SS} = V_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Value Min.	Value Max.	Unit	Remarks
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	
	$V_{CC}5$	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	*1
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	*2
	AVRH	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	*2
	AVRL	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	*2
Input voltage	V_{I1}	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	*3
	V_{I2}	$V_{SS} - 0.3$	$V_{CC}5 + 0.3$	V	*4
Output voltage	V_O	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	*3
"L" level maximum output current	I_{OL}	—	10	mA	
"L" level average output current	I_{OLAV}	—	3	mA	
"L" level total maximum output current	ΣI_{OL}	—	60	mA	
"L" level total average output current	ΣI_{OLAV}	—	30	mA	
"H" level maximum output current	I_{OH}	—	-10	mA	
"H" level average output current	I_{OHAV}	—	-3	mA	
"H" level total maximum output current	ΣI_{OH}	—	-60	mA	
"H" level total average output current	ΣI_{OHAV}	—	-30	mA	
Power consumption	P_D	—	350	mW	
Operating temperature	T_A	0	+70	°C	
Storage temperature	Tstg	-55	+125	°C	

*1: $V_{CC}5$ must always exceed V_{CC}.
*2: AV_{CC}, AVRH and AVRL must not exceed V_{CC}. Also AVRL must not exceed AVRH.
*3: V_{I1} and V_O must not exceed $V_{CC} + 0.3$ V.
*4: V_{I2} must not exceed $V_{CC}5 + 0.3$ V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

$(AV_{SS} = V_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC}	3.0	3.6	V	Normal operation
	V_{CC}	3.0	3.6	V	Maintaining the stop status
	$V_{CC}5$	4.5	5.5	V	
Operating temperature	T_A	0	+70	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB90F244

3. DC Characteristics

$(V_{CC}5 = 5.0\ V \pm 0.5\ V,\ V_{CC} = 3.3\ V \pm 0.3\ V,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = 0°C\ to\ +70°C)$

Parameter	Symbol	Pin name	Condition	Value Min.	Value Max.	Unit	Remarks
"H" level input voltage	V_{IH2}	—	—	$0.7\ V_{CC}$	$V_{CC}5 + 0.3$	V	TTL input
	V_{IH1S}	P60 to P63, P65 to P67, P70		$0.8\ V_{CC}$	$V_{CC} + 0.3$	V	CMOS hysteresis input
	V_{IH2S}	—		$0.8\ V_{CC}$	$V_{CC}5 + 0.3$	V	CMOS hysteresis input
	V_{IH2S5}	$\overline{RST}$, $\overline{HST}$		$0.8\ V_{CC}5$	$V_{CC}5 + 0.3$	V	CMOS hysteresis input
	V_{IHM}	MD0 to MD2		$0.7\ V_{CC}5$	$V_{CC}5 + 0.3$	V	CMOS input
"L" level input voltage	V_{IL2}	—		$V_{SS} - 0.3$	$0.2\ V_{CC}$	V	TTL input
	V_{IL1S}	P60 to P63, P65 to P67, P70		$V_{SS} - 0.3$	$0.2\ V_{CC}$	V	CMOS hysteresis input
	V_{IL2S}	—		$V_{SS} - 0.3$	$0.2\ V_{CC}$	V	CMOS hysteresis input
	V_{IL2S5}	$\overline{RST}$, $\overline{HST}$		$V_{SS} - 0.3$	$0.2\ V_{CC}5$	V	CMOS hysteresis input
	V_{ILM}	MD0 to MD2		$V_{SS} - 0.3$	$0.2\ V_{CC}5$	V	CMOS input
"H" level output voltage	V_{OH}	All ports except port 6	$V_{CC} = 3.0\ V$ $I_{OH} = -1.6\ mA$	$V_{CC} - 0.3$	—	V	
"L" level output voltage	V_{OL}	All ports	$V_{CC} = 3.0\ V$ $I_{OL} = 2.0\ mA$	—	0.4	V	
"H" level input current	I_{IH1}	MD0 to MD2	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IH} = 0.7\ V_{CC}5$	—	−10	μA	CMOS input
	I_{IH2}	—	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IH} = 2.2\ V$	—	−10	μA	TTL input
	I_{IH3}	Except port 6, $\overline{RST}$, $\overline{HST}$	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IH} = 0.8\ V_{CC}$	—	−10	μA	CMOS hysteresis input
	I_{IH4}	P60 to P63, P65 to P67	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IH} = 0.7\ V_{CC}$	—	−10	μA	CMOS hysteresis input Only port 6
"L" level input current	I_{IL1}	MD0 to MD2	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IL} = 0.3\ V_{CC}5$	—	10	μA	CMOS input
	I_{IL2}	—	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IL} = 0.8\ V$	—	10	μA	TTL input
	I_{IL3}	Except port 6, $\overline{RST}$, $\overline{HST}$	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IL} = 0.2\ V_{CC}$	—	10	μA	CMOS hysteresis input
	I_{IL4}	P60 to P63, P65 to P67	$V_{CC} = 3.6\ V$ $V_{CC}5 = 5.5\ V$ $V_{IL} = 0.3\ V_{CC}$	—	10	μA	CMOS hysteresis input Only port 6

(Continued)

(Continued)

$(V_{CC}5 = 5.0\ V \pm 0.5\ V,\ V_{CC} = 3.3\ V \pm 0.3\ V,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = 0°C\ to\ +70°C)$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Power supply current*1	I_{CC1}	V_{CC}	CPU normal mode at 25 MHz	$V_{CC} = 3.15\ V$ to 3.6 V	—	—	50	mA	Flash memory read state
	I_{CC1}	V_{CC}		$V_{CC} = 3.3\ V$ $\pm 0.15\ V$	—	—	45	mA	Flash memory read state
	I_{CC51}	$V_{CC}5$		—	—	—	33	mA	Flash memory read state
	I_{CC2}	V_{CC}	CPU normal mode at 25 MHz	$V_{CC} = 3.15\ V$ to 3.6 V	—	—	50	mA	Flash memory program/erase state
	I_{CC2}	V_{CC}		$V_{CC} = 3.3\ V$ $\pm 0.15\ V$	—	—	45	mA	Flash memory program/erase state
	I_{CC52}	$V_{CC}5$		—	—	—	53	mA	Flash memory program/erase state
	I_{CCS}	V_{CC}	CPU sleep mode At 25 MHz		—	—	20	mA	
	I_{CC5S}	$V_{CC}5$			—	—	5	mA	
	I_{CCH}	V_{CC}	CPU stop mode $T_A = +25°C$		—	—	100	μA	
	I_{CC5H}	$V_{CC}5$			—	—	100	μA	
Input capacitance	C_{IN}	Except V_{CC}, $V_{CC}5$, V_{SS}	—		—	10	—	pF	
Pull-up resistor	R_{PULL}	$\overline{RST}$	$V_{CC} = 3.3\ V$ $V_{CC}5 = 5.0\ V$		22	—	220	kΩ	
Open-drain output leakage voltage	I_{LEAK}	Port 6	—		—	—	10	μA	
Low $V_{CC}5$ lock voltage*2	V_{LKO}	—	—		TBD	—	3.6	V	

*1: Because the current values are tentative values, they are subject to change without notice due to our efforts to improve the characteristics of these devices.

*2: To prevent improper commands from being activated during rise and fall of $V_{CC}5$, the internal $V_{CC}5$ detection circuit of the flash memory allows only read accesses and ignores write accesses while $V_{CC}5$ is lower than V_{LKO}.

4. Flash Memory Programming/Eraseing Characteristics

$(V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = 0°C \text{ to } +70°C)$

Parameter	Condition	Value			Unit	Remarks
		Min.	Typ.	Max.		
Sector eraseing time	$T_A = +25°C$, $V_{CC} = 3.3 \text{ V}$, $V_{CC}5 = 5.0 \text{ V}$	—	1.5	13.5	sec	Except for the write time before internal erase operation
Chip eraseing time		—	—	27.0	sec	Except for the write time before internal erase operation
Byte programmimg time		—	16	—	µs	Except for the over head time of the system
Chip programming time		—	2.1	—	sec	Except for the over head time of the system
Erase/program cycle	—	100	—	—	cycles	

* : The internal automatic algorithm continues operations for up to 48 ms, for each 1-byte writing operation.

5. AC Characteristics

(1) Clock Timing

$(V_{CC} = 3.3 \text{ V } \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V } \pm 0.5 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = 0°C \text{ to } +70°C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Clock frequency	F_C	X0, X1	$V_{CC} = 3.15 \text{ V to } 3.6 \text{ V}$	—	50	MHz	
	F_C	X0, X1	$V_{CC} = 3.3 \text{ V } \pm 0.3 \text{ V}$	—	40	MHz	
Clock cycle time	t_C	X0, X1		$1/F_C$	—	ns	
Input clock pulse width	P_{WH}, P_{WL}	X0	—	10	—	ns	
Input clock rising/falling time	t_{CR}, t_{CF}	X0		—	8	ns	

- **Clock timing**

- **Relationship between clock frequency and power supply voltage**

(2) Clock Output Timing

(V$_{CC}$ = 3.3 V ±0.3 V, V$_{CC}$5 = 5.0 V ±0.5 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Cycle time	t$_{CYC}$	CLK	—	2 t$_C$*	—	ns	
CLK ↑ → CLK↓	t$_{CHCL}$	CLK		1 t$_{CYC}$/2 – 15	1 t$_{CYC}$/2 + 15	ns	

* : For information on t$_C$ (clock cycle time), see "(1) Clock Timing."

(3) Reset and Hardware Standby Input

(V$_{CC}$ = 3.3 V ±0.3 V, V$_{CC}$5 = 5.0 V ±0.5 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Reset input time	t$_{RSTL}$	$\overline{RST}$	—	5 t$_{CYC}$*	—	ns	
Hardware standby input time	t$_{HSTL}$	$\overline{HST}$		5 t$_{CYC}$*	—	ns	

* : For information on t$_{CYC}$ (cycle time), see "(2) Clock Output Timing."

Note: When hardware standby input is given, the machine cycle is simultaneously selected to be divide-by-32.

(4) Power-on Reset

$$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = 0°C \text{ to } +70°C)$$

Parameter	Symbol	Pin name	Condition	Value Min.	Value Max.	Unit	Remarks
Power supply rising time	t_R	V_{CC}, $V_{CC}5$	—	—	30	ms	*
Power supply cut-off time	t_{OFF}	V_{CC}, $V_{CC}5$		1	—	ms	

* : Before the power supply rising, V_{CC} must be lower than 0.2 V.

Note: The above standards are the values needed in order to activate a power-on reset.

(5) Bus Read Timing

(Vcc = 3.3 V ±0.3 V, Vcc5 = 5.0 V ±0.5 V, AVss = Vss = 0.0 V, TA = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Address cycle time	t_{ACYC}	AN23 to AN00		2 t_{CYC}* − 10	—	ns	
Valid address → $\overline{RD}$ ↓ time	t_{AVRL}	AN23 to AN00		1 t_{CYC}*/2 − 13	—	ns	
$\overline{RD}$ pulse width	t_{RLRH}	$\overline{RD}$		1 t_{CYC}* − 20	—	ns	
$\overline{RD}$ ↓ → data read time	t_{RLDV}	D15 to D00		—	1 t_{CYC}* − 30	ns	
Valid address → data read time	t_{AVDV}	D15 to D00	—	—	3 t_{CYC}*/2 − 30	ns	
$\overline{RD}$ ↑ → data hold time	t_{RHDX}	D15 to D00		0	—	ns	
$\overline{RD}$ ↑ → address valid time	t_{RHAX}	AN23 to AN00		1 t_{CYC}*/2 − 20	—	ns	
Valid address → CLK ↑ time	t_{AVCH}	AN23 to AN00, CLK		1 t_{CYC}*/2 − 20	—	ns	
$\overline{RD}$ ↓ → CLK ↓ time	t_{RLCL}	$\overline{RD}$, CLK		1 t_{CYC}*/2 − 20	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

(6) Bus Write Timing

(V$_{CC}$ = 3.3 V ±0.3 V, V$_{CC}$5 = 5.0 V ±0.5 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value Min.	Value Max.	Unit	Remarks
Valid address → $\overline{WR}$ ↓ time	t$_{AVWL}$	AN23 to AN00	—	1 t$_{CYC}$*/2 – 13	—	ns	
$\overline{WR}$ pulse width	t$_{WLWH}$	$\overline{WRL}$, $\overline{WRH}$		1 t$_{CYC}$* – 20	—	ns	
Write data → $\overline{WR}$ ↑ time	t$_{DVWH}$	D15 to D00		1 t$_{CYC}$* – 33	—	ns	
$\overline{WR}$ ↑ → Data hold time	t$_{WHDX}$	D15 to D00		1 t$_{CYC}$*/2 – 15	—	ns	
$\overline{WR}$ ↑ → Address valid time	t$_{WHAX}$	AN23 to AN00		1 t$_{CYC}$*/2 – 15	—	ns	
$\overline{WR}$ ↑ → CLK ↓ time	t$_{WLCL}$	$\overline{WRL}$, $\overline{WRH}$, CLK		1 t$_{CYC}$*/2 – 20	—	ns	

* : For information on t$_{CYC}$ (cycle time), see "(2) Clock Output Timing."

(7) Ready Input Timing

(V$_{CC}$ = 3.3 V ±0.3 V, V$_{CC}$5 = 5.0 V ±0.5 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
RDY setup time	t$_{RYHS}$	RDY	Source oscillation 50 MHz	15	38	ns	
RDY hold time	t$_{RYHH}$	RDY		0	38	ns	

Note: If the RDY setup time is insufficient, use the auto ready function.

(8) Hold Timing

(V$_{CC}$ = 3.0 V ±0.3 V, V$_{CC}$5 = 5.0 V ±0.5 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Pin floating → HAK ↓ time	t$_{XHAL}$	HAK	—	30	1 t$_{CYC}$*	ns	
HAK time ↑ → Pin valid time	t$_{HAHV}$	HAK		1 t$_{CYC}$*	2 t$_{CYC}$*	ns	

* : For information on t$_{CYC}$ (cycle time), see "(2) Clock Output Timing."

Note: At least one cycle is required from the time when HRQ is fetched until HAK changes.

(9) UART Timing

$(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = 0°C \text{ to } +70°C)$

| Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t_{SCYC}	—	For internal shift clock mode output pin, C_L = 80 pF	$8\ t_{CYC}$*	—	ns	
SCK $\downarrow \rightarrow$ SOD delay time	t_{SLOV}	—		–80	80	ns	
Valid SID $\rightarrow$ SCK $\uparrow$	t_{IVSH}	—		100	—	ns	
SCK $\uparrow \rightarrow$ Valid SID hold time	t_{SHIX}	—		60	—	ns	
Serial clock "H" pulse width	t_{SHSL}	—	For external shift clock mode output pin, C_L = 80 pF	$4\ t_{CYC}$*	—	ns	
Serial clock "L" pulse width	t_{SLSH}	—		$4\ t_{CYC}$*	—	ns	
SCK $\downarrow \rightarrow$ SOD delay time delay time	t_{SLOV}	—		—	150	ns	
Valid SID $\rightarrow$ SCK $\uparrow$	t_{IVSH}	—		60	—	ns	
SCK $\uparrow \rightarrow$ Valid SID hold time	t_{SHIX}	—		60	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

Notes: • These are the AC characteristics for CLK synchronous mode.
      • C_L is the load capacitance added to pins during testing.

- **Internal shift clock mode**

SCK0   0.8 V t_{SCYC} 2.0 V   0.8 V

SOD0 t_{SLOV} 2.0 V / 0.8 V

SID0 t_{IVSH} t_{SHIX} 0.8 V_{CC} / 2.0 V_{CC} 0.8 V_{CC} / 2.0 V_{CC}

- **External shift clock mode**

SCK0 t_{SLSH} t_{SHSL} 0.8 V_{CC} 2.0 V_{CC} / 0.8 V_{CC} 2.0 V_{CC}

SOD0 t_{SLOV} 2.0 V_{CC} / 0.8 V_{CC}

SID0 t_{IVSH} t_{SHIX} 0.8 V_{CC} / 2.0 V_{CC} 0.8 V_{CC} / 2.0 V_{CC}

(10) Serial I/O Timing

$(V_{CC} = 3.3\ V \pm0.3\ V, V_{CC}5 = 5.0\ V \pm0.5\ V, AV_{SS} = V_{SS} = 0.0\ V, T_A = 0°C\ to\ +70°C)$

Parameter	Symbol	Pin name	Condition	Value Min.	Value Max.	Unit	Remarks
Serial clock cycle time	t_{SCYC}	—	For internal shift clock mode output pin, $C_L = 80\ pF$	$2\ t_{CYC}*$	—	ns	
SCK ↑ → SOD delay time	t_{SLOV}	—		—	$1\ t_{CYC}*/2$	ns	
Valid SID → SCK ↑	t_{IVSH}	—		–15	—	ns	
SCK ↑ → Valid SID hold time	t_{SHIX}	—		$1/2\ t_{CYC}*$	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

Note: C_L is the load capacitance added to pins during testing.

- **Internal shift clock mode**

(13) Trigger Input Timing

$$(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}, V_{CC}5 = 5.0 \text{ V} \pm 0.5 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = 0°C \text{ to } +70°C)$$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.		
Input pulse width	t_{TRGH}, t_{TRGL}	$\overline{ATG}$, INT0 to INT3	—	5 t_{CYC}*	—	ns	

* : For information on t_{CYC} (cycle time), see "(2) Clock Output Timing."

6. A/D Converter Electrical Characteristics

$(V_{CC} = 3.3\ V \pm 0.3\ V,\ V_{CC}5 = 5.0\ V \pm 0.5\ V,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = 0°C\ to\ +70°C)$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	—	AN0 to AN3, AN5 to AN7	—	—	8, 10	10	bit	
	—	AN4		—	8	8	bit	
Total error	—	—		—	—	T.B.D	LSB	Target: ±4.0
Linearity error	—	—		—	—	T.B.D	LSB	Target: ±2.0
Differential linearity error	—	—		—	—	T.B.D	LSB	Target: ±1.9
Zero transition voltage	V_{0T}	AN0 to AN3, AN5 to AN7		AVRL −1.0 LSB	AVRL +1.0 LSB	AVRL +4.0 LSB	mV	
	V_{0T}	AN4		AVRL −1.0 LSB	AVRL +1.0 LSB	AVRL +1.5 LSB	mV	8-bit precision in calculation
Full-scale transition voltage	V_{FST}	AN0 to AN3, AN5 to AN7		AVRH −4.0 LSB	AVRH −1.0 LSB	AVRH +1.0 LSB	mV	
	V_{FST}	AN4		AVRH −2.0 LSB	AVRH −1.0 LSB	AVRH +1.0 LSB	mV	8-bit precision in calculation
Conversion time	—	—	Setup by ADCT register $V_{CC} = 3.3\ V \pm 0.3\ V$*1	1.00	—	—	µs	
Sampling period	—	—		440	—	—	ns	
Conversion period a	—	—		120	—	—	ns	
Conversion period b	—	—		120	—	—	ns	
Conversion period c	—	—		200	—	—	ns	
Analog port input current	I_{AIN}	AN0 to AN7	—	—	0.1	3	µA	
Analog input voltage	—	AN0 to AN7		AVRL	—	AVRH	V	
Reference voltage	—	AVRH	AVRH − AVRL ≧ 2.7	AVRL + 2.7	—	AV_{CC}	V	
	—	AVRL		0	—	AVRH − 2.7	V	
Power supply current	I_A	AV_{CC}	$AV_{CC} = 3.3\ V \pm 0.3\ V$	—	7	9	mA	
			$AV_{CC} = 3.3\ V \pm 0.15\ V$	—	7	8	mA	
	I_{AS}*2	—	$AV_{CC} = 3.3\ V$ Stop mode	—	—	5	µA	
Reference voltage supply current	I_R	AVRH	$AV_{CC} = 3.3\ V$ Stop mode	—	1.0	1.5	mA	
	I_{RS}*2	AVRH		—	—	5	µA	
Interchannel disparity	—	AN0 to AN3, AN5 to AN7	—	—	—	4	LSB	No rating for AN4 because of calculated by 8-bit precision

*1: When F_C = 50 MHz (frequency), and the machine cycle is 4.0 ns.
The minimum value of the ADCT resister is #A224, differs from that of the MB90F243.
*2: Current when the A/D converter is not operating and the CPU is stopped.

Notes: • The smaller | AVRH − AVRL |, the greater the error would become relatively.
• If the output impedance of the external circuit for the analog input is high, sampling period might be insufficient. When the sampling period set at near the minimum value, the output impedance of the external circuit should be less than approximately 300 Ω.

- **Analog input circuit model diagram**

C_O = Approx. 60 pF

Analog input pin

R_{ON1} Approx. 300 Ω

R_{ON2} Approx. 150 Ω

C_1 Approx. 4 pF

AVRH

Be switched on, only while A/D conversion is performed.

AVRL

Comparator

Comparator

Comparator

Note: Use the values shows as reference only.

6. A/D Converter Glossary

- **Resolution**

  Analog changes that are identifiable with the A/D converter.
  When the number of bits is 10, analog voltage can be divide into 2^{10} .

- **Linearity error (unit: LSB)**

  The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftrightarrow$ "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftrightarrow$ "11 1111 1111") from actual conversion characteristics

- **Differential linearity error**

  The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- **Total error (unit: LSB)**

  The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, non-linearity error, differential linearity error, and noise

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

$$\text{Digital output N linearity error} = \frac{V_{NT} - (1 \text{ LSB} \times N + V_{OT})}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Digital output N differential linearity error} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

V_{OT}: Voltage for digital output transit from "000_H" to "001_H"
V_{FST}: Voltage for digital output transit from "$3FE_H$" to "$3FF_H$"

■ INSTRUCTIONS (412 INSTRUCTIONS)

Table 1   Explanation of Items in Table of Instructions

Item	Explanation
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction.
#	Indicates the number of bytes.
~	Indicates the number of cycles. See Table 4 for details about meanings of letters in items.
B	Indicates the correction value for calculating the number of actual cycles during execution of instruction. The number of actual cycles during execution of instruction is summed with the value in the "cycles" column.
Operation	Indicates operation of instruction.
LH	Indicates special operations involving the bits 15 through 08 of the accumulator. 　　Z: Transfers "0". 　　X: Extends before transferring. 　　—: Transfers nothing.
AH	Indicates special operations involving the high-order 16 bits in the accumulator. 　　*: Transfers from AL to AH. 　　—: No transfer. 　　Z: Transfers 00_H to AH. 　　X: Transfers 00_H or FF_H to AH by extending AL.
I S T N Z V C	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). 　　*: Changes due to execution of instruction. 　　—: No change. 　　S: Set by execution of instruction. 　　R: Reset by execution of instruction.
RMW	Indicates whether the instruction is a read-modify-write instruction (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.). 　　*: Instruction is a read-modify-write instruction 　　—: Instruction is not a read-modify-write instruction 　　Note: Cannot be used for addresses that have different meanings depending on whether they are read or written.

Table 2　Explanation of Symbols in Table of Instructions

Symbol	Explanation
A	32-bit accumulator The number of bits used varies according to the instruction. 　　　Byte: Low order 8 bits of AL 　　　Word: 16 bits of AL 　　　Long: 32 bits of AL, AH
AH	High-order 16 bits of A
AL	Low-order 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limit register
SPCL	Stack pointer lower limit register
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 addr24 0 to 15 addr24 16 to 23	Compact direct addressing Direct addressing Physical direct addressing Bits 0 to 15 of addr24 Bits 16 to 23 of addr24
io	I/O area (000000_H to $0000FF_H$)

(Continued)

(Continued)

Symbol	Explanation
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
( )b	Bit address
rel ear eam	Branch specification relative to PC Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3   Effective Address Fields

Code	Notation	Address format	Number of bytes in address extemsion*
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	—
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3	Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +	Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8 @RW7 + disp8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16	Register indirect with 16-bit displacemen	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 addr16	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

* : The number of bytes for address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the Table of Instructions.

Table 4   Number of Execution Cycles for Each Form of Addressing

Code	Operand	(a)*
		Number of execution cycles for each from of addressing
00 to 07	Ri RWi RLi	Listed in Table of Instructions
08 to 0B	@RWj	1
0C to 0F	@RWj +	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + dip16 @addr16	2 2 2 1

* : "(a)" is used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 5   Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)*	(c)*	(d)*
	byte	word	long
Internal register	+ 0	+ 0	+ 0
Internal RAM even address	+ 0	+ 0	+ 0
Internal RAM odd address	+ 0	+ 1	+ 2
Even address not in internal RAM	+ 1	+ 1	+ 2
Odd address not in internal RAM	+ 1	+ 3	+ 6
External data bus (8 bits)	+ 1	+ 3	+ 6

* : "(b)", "(c)", and "(d)" are used in the "cycles" (number of cycles) column and column B (correction value) in the Table of Instructions.

Table 6   Transfer Instructions (Byte) [50 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOV A, dir	2	2	(b)	byte (A) ← (dir)	Z	*	–	–	–	*	*	–	–	–
MOV A, addr16	3	2	(b)	byte (A) ← (addr16)	Z	*	–	–	–	*	*	–	–	–
MOV A, Ri	1	1	0	byte (A) ← (Ri)	Z	*	–	–	–	*	*	–	–	–
MOV A, ear	2	1	0	byte (A) ← (ear)	Z	*	–	–	–	*	*	–	–	–
MOV A, eam	2+	2+ (a)	(b)	byte (A) ← (eam)	Z	*	–	–	–	*	*	–	–	–
MOV A, io	2	2	(b)	byte (A) ← (io)	Z	*	–	–	–	*	*	–	–	–
MOV A, #imm8	2	2	0	byte (A) ← imm8	Z	*	–	–	–	*	*	–	–	–
MOV A, @A	2	2	(b)	byte (A) ← ((A))	Z	–	–	–	–	*	*	–	–	–
MOV A, @RLi+disp8	3	6	(b)	byte (A) ← ((RLi))+disp8)	Z	*	–	–	–	*	*	–	–	–
MOV A, @SP+disp8	3	3	(b)	byte (A) ← ((SP)+disp8)	Z	*	–	–	–	*	*	–	–	–
MOVP A, addr24	5	3	(b)	byte (A) ←(addr24)	Z	*	–	–	–	*	*	–	–	–
MOVP A, @A	2	2	(b)	byte (A) ← ((A))	Z	–	–	–	–	*	*	–	–	–
MOVN A, #imm4	1	1	0	byte (A) ← imm4	Z	*	–	–	–	R	*	–	–	–
MOVX A, dir	2	2	(b)	byte (A) ← (dir)	X	*	–	–	–	*	*	–	–	–
MOVX A, addr16	3	2	(b)	byte (A) ← (addr16)	X	*	–	–	–	*	*	–	–	–
MOVX A, Ri	2	1	0	byte (A) ← (Ri)	X	*	–	–	–	*	*	–	–	–
MOVX A, ear	2	1	0	byte (A) ← (ear)	X	*	–	–	–	*	*	–	–	–
MOVX A, eam	2+	2+ (a)	(b)	byte (A) ← (eam)	X	*	–	–	–	*	*	–	–	–
MOVX A, io	2	2	(b)	byte (A) ← (io)	X	*	–	–	–	*	*	–	–	–
MOVX A, #imm8	2	2	0	byte (A) ← imm8	X	*	–	–	–	*	*	–	–	–
MOVX A, @A	2	2	(b)	byte (A) ← ((A))	X	–	–	–	–	*	*	–	–	–
MOVX A,@RWi+disp8	2	3	(b)	byte (A) ← ((RWi))+disp8)	X	*	–	–	–	*	*	–	–	–
MOVX A, @RLi+disp8	3	6	(b)	byte (A) ← ((RLi))+disp8)	X	*	–	–	–	*	*	–	–	–
MOVX A, @SP+disp8	3	3	(b)	byte (A) ← ((SP)+disp8)	X	*	–	–	–	*	*	–	–	–
MOVPX A, addr24	5	3	(b)	byte (A) ←(addr24)	X	*	–	–	–	*	*	–	–	–
MOVPX A, @A	2	2	(b)	byte (A) ← ((A))	X	–	–	–	–	*	*	–	–	–
MOV dir, A	2	2	(b)	byte (dir) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV addr16, A	3	2	(b)	byte (addr16) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV Ri, A	1	1	0	byte (Ri) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV ear, A	2	2	0	byte (ear) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV eam, A	2+	2+ (a)	(b)	byte (eam) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV io, A	2	2	(b)	byte (io) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV @RLi+disp8, A	3	6	(b)	byte ((RLi)) +disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV @SP+disp8, A	3	3	(b)	byte ((SP)+disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVP addr24, A	5	3	(b)	byte (addr24) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV Ri, ear	2	2	0	byte (Ri) ← (ear)	–	–	–	–	–	*	*	–	–	–
MOV Ri, eam	2+	3+ (a)	(b)	byte (Ri) ← (eam)	–	–	–	–	–	*	*	–	–	–
MOVP @A, Ri	2	3	(b)	byte ((A)) ← (Ri)	–	–	–	–	–	*	*	–	–	–
MOV ear, Ri	2	3	0	byte (ear) ← (Ri)	–	–	–	–	–	*	*	–	–	–
MOV eam, Ri	2+	3+ (a)	(b)	byte (eam) ← (Ri)	–	–	–	–	–	*	*	–	–	–
MOV Ri, #imm8	2	2	0	byte (Ri) ← imm8	–	–	–	–	–	*	*	–	–	–
MOV io, #imm8	3	3	(b)	byte (io) ← imm8	–	–	–	–	–	–	–	–	–	–
MOV dir, #imm8	3	3	(b)	byte (dir) ← imm8	–	–	–	–	–	–	–	–	–	–
MOV ear, #imm8	3	2	0	byte (ear) ← imm8	–	–	–	–	–	*	*	–	–	–
MOV eam, #imm8	3+	2+ (a)	(b)	byte (eam) ← imm8	–	–	–	–	–	–	–	–	–	–
MOV @AL, AH	2	2	(b)	byte ((A)) ← (AH)	–	–	–	–	–	*	*	–	–	–

(Continued)

(Continued)

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
XCH A, ear	2	3	0	byte (A) ↔ (ear)	Z	–	–	–	–	–	–	–	–	–
XCH A, eam	2+	3+ (a)	2× (b)	byte (A) ↔ (eam)	Z	–	–	–	–	–	–	–	–	–
XCH Ri, ear	2	4	0	byte (Ri) ↔ (ear)	–	–	–	–	–	–	–	–	–	–
XCH Ri, eam	2+	5+ (a)	2× (b)	byte (Ri) ↔ (eam)	–	–	–	–	–	–	–	–	–	–

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 7   Transfer Instructions (Word) [40 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVW A, dir	2	2	(c)	word (A) ← (dir)	–	*	–	–	–	*	*	–	–	–
MOVW A, addr16	3	2	(c)	word (A) ← (addr16)	–	*	–	–	–	*	*	–	–	–
MOVW A, SP	1	2	0	word (A) ← (SP)	–	*	–	–	–	*	*	–	–	–
MOVW A, RWi	1	1	0	word (A) ← (RWi)	–	*	–	–	–	*	*	–	–	–
MOVW A, ear	2	1	0	word (A) ← (ear)	–	*	–	–	–	*	*	–	–	–
MOVW A, eam	2+	2+ (a)	(c)	word (A) ← (eam)	–	*	–	–	–	*	*	–	–	–
MOVW A, io	2	2	(c)	word (A) ← (io)	–	*	–	–	–	*	*	–	–	–
MOVW A, @A	2	2	(c)	word (A) ← ((A))	–	–	–	–	–	*	*	–	–	–
MOVW A, #imm16	3	2	0	word (A) ← imm16	–	*	–	–	–	*	*	–	–	–
MOVW A, @RWi+disp8	2	3	(c)	word (A) ← ((RWi) +disp8)	–	*	–	–	–	*	*	–	–	–
MOVW A, @RLi+disp8	3	6	(c)	word (A) ← ((RLi) +disp8)	–	*	–	–	–	*	*	–	–	–
MOVW A, @SP+disp8	3	3	(c)	word (A) ← ((SP) +disp8	–	*	–	–	–	*	*	–	–	–
MOVPW A, addr24	5	3	(c)	word (A) ← (addr24)	–	*	–	–	–	*	*	–	–	–
MOVPW A, @A	2	2	(c)	word (A) ← ((A))	–	–	–	–	–	*	*	–	–	–
MOVW dir, A	2	2	(c)	word (dir) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW addr16, A	3	2	(c)	word (addr16) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW SP, # imm16	4	2	0	word (SP) ← imm16	–	–	–	–	–	*	*	–	–	–
MOVW SP, A	1	2	0	word (SP) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW RWi, A	1	1	0	word (RWi) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW ear, A	2	2	0	word (ear) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW eam, A	2+	2+ (a)	(c)	word (eam) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW io, A	2	2	(c)	word (io) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW @RWi+disp8, A	2	3	(c)	word ((RWi) +disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW @RLi+disp8, A	3	6	(c)	word ((RLi) +disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVW @SP+disp8, A	3	3	(c)	word ((SP) +disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVPW addr24, A	5	3	(c)	word (addr24) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVPW @A, RWi	2	3	(c)	word ((A)) ← (RWi)	–	–	–	–	–	*	*	–	–	–
MOVW RWi, ear	2	2	0	word (RWi) ← (ear)	–	–	–	–	–	*	*	–	–	–
MOVW RWi, eam	2+	3+ (a)	(c)	word (RWi) ← (eam)	–	–	–	–	–	*	*	–	–	–
MOVW ear, RWi	2	3	0	word (ear) ← (RWi)	–	–	–	–	–	*	*	–	–	–
MOVW eam, RWi	2+	3+ (a)	(c)	word (eam) ← (RWi)	–	–	–	–	–	*	*	–	–	–
MOVW RWi, #imm16	3	2	0	word (RWi) ← imm16	–	–	–	–	–	*	*	–	–	–
MOVW io, #imm16	4	3	(c)	word (io) ← imm16	–	–	–	–	–	–	–	–	–	–
MOVW ear, #imm16	4	2	0	word (ear) ← imm16	–	–	–	–	–	*	*	–	–	–
MOVW eam, #imm16	4+	2+ (a)	(c)	word (eam) ← imm16	–	–	–	–	–	–	–	–	–	–
MOVW @AL, AH	2	2	(c)	word ((A)) ← (AH)	–	–	–	–	–	*	*	–	–	–
XCHW A, ear	2	3	0	word (A) ↔ (ear)	–	–	–	–	–	–	–	–	–	–
XCHW A, eam	2+	3+ (a)	2× (c)	word (A) ↔ (eam)	–	–	–	–	–	–	–	–	–	–
XCHW RWi, ear	2	4	0	word (RWi) ↔ (ear)	–	–	–	–	–	–	–	–	–	–
XCHW RWi, eam	2+	5+ (a)	2× (c)	word (RWi) ↔ (eam)	–	–	–	–	–	–	–	–	–	–

Note: For an explanation of "(a)" and "(c)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8   Transfer Instructions (Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVL A, ear	2	1	0	long (A) ← (ear)	–	–	–	–	–	*	*	–	–	–
MOVL A, eam	2+	3+ (a)	(d)	long (A) ← (eam)	–	–	–	–	–	*	*	–	–	–
MOVL A, # imm32	5	3	0	long (A) ← imm32	–	–	–	–	–	*	*	–	–	–
MOVL A, @SP + disp8	3	4	(d)	long (A) ← ((SP) +disp8)	–	–	–	–	–	*	*	–	–	–
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	–	–	–	–	–	*	*	–	–	–
MOVPL A, @A	2	3	(d)	long (A) ← ((A))	–	–	–	–	–	*	*	–	–	–
MOVPL @A, RLi	2	5	(d)	long ((A)) ← (RLi)	–	–	–	–	–	*	*	–	–	–
MOVL @SP + disp8, A	3	4	(d)	long ((SP) + disp8) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVL ear, A	2	2	0	long (ear) ← (A)	–	–	–	–	–	*	*	–	–	–
MOVL eam, A	2+	3+ (a)	(d)	long (eam) ← (A)	–	–	–	–	–	*	*	–	–	–

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ADD A, #imm8	2	2	0	byte (A) ← (A) + imm8	Z	–	–	–	–	*	*	*	*	–
ADD A, dir	2	3	(b)	byte (A) ← (A) + (dir)	Z	–	–	–	–	*	*	*	*	–
ADD A, ear	2	2	0	byte (A) ← (A) + (ear)	Z	–	–	–	–	*	*	*	*	–
ADD A, eam	2+	3+ (a)	(b)	byte (A) ← (A) + (eam)	Z	–	–	–	–	*	*	*	*	–
ADD ear, A	2	2	0	byte (ear) ← (ear) + (A)	–	–	–	–	–	*	*	*	*	*
ADD eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) + (A)	Z	–	–	–	–	*	*	*	*	*
ADDC A	1	2	0	byte (A) ← (AH) + (AL) + (C)	Z	–	–	–	–	*	*	*	*	–
ADDC A, ear	2	2	0	byte (A) ← (A) + (ear) + (C)	Z	–	–	–	–	*	*	*	*	–
ADDC A, eam	2+	3+ (a)	(b)	byte (A) ← (A) + (eam) + (C)	Z	–	–	–	–	*	*	*	*	–
ADDDC A	1	3	0	byte (A) ← (AH) + (AL) + (C) (Decimal)	Z	–	–	–	–	*	*	*	*	–
SUB A, #imm8	2	2	0	byte (A) ← (A) – imm8	Z	–	–	–	–	*	*	*	*	–
SUB A, dir	2	3	(b)	byte (A) ← (A) – (dir)	Z	–	–	–	–	*	*	*	*	–
SUB A, ear	2	2	0	byte (A) ← (A) – (ear)	Z	–	–	–	–	*	*	*	*	–
SUB A, eam	2+	3+ (a)	(b)	byte (A) ← (A) – (eam)	Z	–	–	–	–	*	*	*	*	–
SUB ear, A	2	2	0	byte (ear) ← (ear) – (A)	–	–	–	–	–	*	*	*	*	*
SUB eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) – (A)	–	–	–	–	–	*	*	*	*	*
SUBC A	1	2	0	byte (A) ← (AH) – (AL) – (C)	Z	–	–	–	–	*	*	*	*	–
SUBC A, ear	2	2	0	byte (A) ← (A) – (ear) – (C)	Z	–	–	–	–	*	*	*	*	–
SUBC A, eam	2+	3+ (a)	(b)	byte (A) ← (A) – (eam) – (C)	Z	–	–	–	–	*	*	*	*	–
SUBDC A	1	3	0	byte (A) ← (AH) – (AL) – (C) (Decimal)	Z	–	–	–	–	*	*	*	*	–
ADDW A	1	2	0	word (A) ← (AH) + (AL)	–	–	–	–	–	*	*	*	*	–
ADDW A, ear	2	2	0	word (A) ← (A) + (ear)	–	–	–	–	–	*	*	*	*	–
ADDW A, eam	2+	3+ (a)	(c)	word (A) ← (A) + (eam)	–	–	–	–	–	*	*	*	*	–
ADDW A, #imm16	3	2	0	word (A) ← (A) + imm16	–	–	–	–	–	*	*	*	*	–
ADDW ear, A	2	2	0	word (ear) ← (ear) + (A)	–	–	–	–	–	*	*	*	*	*
ADDW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) + (A)	–	–	–	–	–	*	*	*	*	*
ADDCW A, ear	2	2	0	word (A) ← (A) + (ear) + (C)	–	–	–	–	–	*	*	*	*	–
ADDCW A, eam	2+	3+ (a)	(c)	word (A) ← (A) + (eam) + (C)	–	–	–	–	–	*	*	*	*	–
SUBW A	1	2	0	word (A) ← (AH) – (AL)	–	–	–	–	–	*	*	*	*	–
SUBW A, ear	2	2	0	word (A) ← (A) – (ear)	–	–	–	–	–	*	*	*	*	–
SUBW A, eam	2+	3+ (a)	(c)	word (A) ← (A) – (eam)	–	–	–	–	–	*	*	*	*	–
SUBW A, #imm16	3	2	0	word (A) ← (A) – imm16	–	–	–	–	–	*	*	*	*	–
SUBW ear, A	2	2	0	word (ear) ← (ear) – (A)	–	–	–	–	–	*	*	*	*	*
SUBW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) – (A)	–	–	–	–	–	*	*	*	*	*
SUBCW A, ear	2	2	0	word (A) ← (A) – (ear) – (C)	–	–	–	–	–	*	*	*	*	–
SUBCW A, eam	2+	3+ (a)	(c)	word (A) ← (A) – (eam) – (C)	–	–	–	–	–	*	*	*	*	–
ADDL A, ear	2	5	0	long (A) ← (A) + (ear)	–	–	–	–	–	*	*	*	*	–
ADDL A, eam	2+	6+ (a)	(d)	long (A) ← (A) + (eam)	–	–	–	–	–	*	*	*	*	–
ADDL A, #imm32	5	4	0	long (A) ← (A) + imm32	–	–	–	–	–	*	*	*	*	–
SUBL A, ear	2	5	0	long (A) ← (A) – (ear)	–	–	–	–	–	*	*	*	*	–
SUBL A, eam	2+	6+ (a)	(d)	long (A) ← (A) – (eam)	–	–	–	–	–	*	*	*	*	–
SUBL A, #imm32	5	4	0	long (A) ← (A) – imm32	–	–	–	–	–	*	*	*	*	–

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 10   Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
INC ear	2	2	0	byte (ear) ← (ear) +1	–	–	–	–	–	*	*	*	–	*
INC eam	2+	3+ (a)	2× (b)	byte (eam) ← (eam) +1	–	–	–	–	–	*	*	*	–	*
DEC ear	2	2	0	byte (ear) ← (ear) –1	–	–	–	–	–	*	*	*	–	*
DEC eam	2+	3+ (a)	2× (b)	byte (eam) ← (eam) –1	–	–	–	–	–	*	*	*	–	*
INCW ear	2	2	0	word (ear) ← (ear) +1	–	–	–	–	–	*	*	*	–	*
INCW eam	2+	3+ (a)	2× (c)	word (eam) ← (eam) +1	–	–	–	–	–	*	*	*	–	*
DECW ear	2	2	0	word (ear) ← (ear) –1	–	–	–	–	–	*	*	*	–	*
DECW eam	2+	3+ (a)	2× (c)	word (eam) ← (eam) –1	–	–	–	–	–	*	*	*	–	*
INCL ear	2	4	0	long (ear) ← (ear) +1	–	–	–	–	–	*	*	*	–	*
INCL eam	2+	5+ (a)	2× (d)	long (eam) ← (eam) +1	–	–	–	–	–	*	*	*	–	*
DECL ear	2	4	0	long (ear) ← (ear) –1	–	–	–	–	–	*	*	*	–	*
DECL eam	2+	5+ (a)	2× (d)	long (eam) ← (eam) –1	–	–	–	–	–	*	*	*	–	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11   Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CMP A	1	2	0	byte (AH) – (AL)	–	–	–	–	–	*	*	*	*	–
CMP A, ear	2	2	0	byte (A) – (ear)	–	–	–	–	–	*	*	*	*	–
CMP A, eam	2+	2+ (a)	(b)	byte (A) – (eam)	–	–	–	–	–	*	*	*	*	–
CMP A, #imm8	2	2	0	byte (A) – imm8	–	–	–	–	–	*	*	*	*	–
CMPW A	1	2	0	word (AH) – (AL)	–	–	–	–	–	*	*	*	*	–
CMPW A, ear	2	2	0	word (A) – (ear)	–	–	–	–	–	*	*	*	*	–
CMPW A, eam	2+	2+ (a)	(c)	word (A) – (eam)	–	–	–	–	–	*	*	*	*	–
CMPW A, #imm16	3	2	0	word (A) – imm16	–	–	–	–	–	*	*	*	*	–
CMPL A, ear	2	3	0	long (A) – (ear)	–	–	–	–	–	*	*	*	*	–
CMPL A, eam	2+	4+ (a)	(d)	long (A) – (eam)	–	–	–	–	–	*	*	*	*	–
CMPL A, #imm32	5	3	0	long (A) – imm32	–	–	–	–	–	*	*	*	*	–

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12   Unsigned Multiplication and Division Instructions (Word/Long Word) [11 Instructions]

Mnemonic		#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIVU	A	1	*1	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	–	–	–	–	–	–	–	*	*	–
DIVU	A, ear	2	*2	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	–	–	–	–	–	–	–	*	*	–
DIVU	A, eam	2+	*3	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	–	–	–	–	–	–	–	*	*	–
DIVUW	A, ear	2	*4	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	–	–	–	–	–	–	–	*	*	–
DIVUW	A, eam	2+	*5	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	–	–	–	–	–	–	–	*	*	–
MULU	A	1	*8	0	byte (AH) × byte (AL) → word (A)	–	–	–	–	–	–	–	–	–	–
MULU	A, ear	2	*9	0	byte (A) × byte (ear) → word (A)	–	–	–	–	–	–	–	–	–	–
MULU	A, eam	2+	*10	(b)	byte (A) × byte (eam) → word (A)	–	–	–	–	–	–	–	–	–	–
MULUW	A	1	*11	0	word (AH) × word (AL) → long (A)	–	–	–	–	–	–	–	–	–	–
MULUW	A, ear	2	*12	0	word (A) × word (ear) → long (A)	–	–	–	–	–	–	–	–	–	–
MULUW	A, eam	2+	*13	(c)	word (A) × word (eam) → long (A)	–	–	–	–	–	–	–	–	–	–

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycle Used to Calculate Number of Actual Cycles."

*1: 3 when dividing into zero, 6 when an overflow occurs, and 14 normally.
*2: 3 when dividing into zero, 5 when an overflow occurs, and 13 normally.
*3: 5 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 17 + (a) normally.
*4: 3 when dividing into zero, 5 when an overflow occurs, and 21 normally.
*5: 4 + (a) when dividing into zero, 7 + (a) when an overflow occurs, and 25 + (a) normally.
*6: (b) when dividing into zero or when an overflow occurs, and 2 × (b) normally.
*7: (c) when dividing into zero or when an overflow occurs, and 2 × (c) normally.
*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not 0.
*9: 3 when byte (ear) is zero, and 7 when byte (ear) is not 0.
*10: 4 + (a) when byte (eam) is zero, and 8 + (a) when byte (eam) is not 0.
*11: 3 when word (AH) is zero, and 11 when word (AH) is not 0.
*12: 3 when word (ear) is zero, and 11 when word (ear) is not 0.
*13: 4 + (a) when word (eam) is zero, and 12 + (a) when word (eam) is not 0.

Table 13   Signed Multiplication and Division Instructions (Word/Long Word) [11 Insturctions]

Mnemonic		#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
DIV	A	2	*1	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	–	–	–	–	–	–	*	*	–
DIV	A, ear	2	*2	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	–	–	–	–	–	–	*	*	–
DIV	A, eam	2+	*3	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	–	–	–	–	–	–	*	*	–
DIVW	A, ear	2	*4	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	–	–	–	–	–	–	–	*	*	–
DIVW	A, eam	2+	*5	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	–	–	–	–	–	–	–	*	*	–
MUL	A	2	*8	0	byte (AH) × byte (AL) → word (A)	–	–	–	–	–	–	–	–	–	–
MUL	A, ear	2	*9	0	byte (A) × byte (ear) → word (A)	–	–	–	–	–	–	–	–	–	–
MUL	A, eam	2+	*10	(b)	byte (A) × byte (eam) → word (A)	–	–	–	–	–	–	–	–	–	–
MULW	A	2	*11	0	word (AH) × word (AL) → long (A)	–	–	–	–	–	–	–	–	–	–
MULW	A, ear	2	*12	0	word (A) × word (ear) → long (A)	–	–	–	–	–	–	–	–	–	–
MULW	A, eam	2+	*13	(b)	word (A) × word (eam) → long (A)	–	–	–	–	–	–	–	–	–	–

For an explanation of "(b)" and "(c)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 3 when dividing into zero, 8 or 18 when an overflow occurs, and 18 normally.

*2: 3 when dividing into zero, 10 or 21 when an overflow occurs, and 22 normally.

*3: 4 + (a) when dividing into zero, 11 + (a) or 22 + (a) when an overflow occurs, and 23 + (a) normally.

*4: When the dividend is positive: 4 when dividing into zero, 10 or 29 when an overflow occurs, and 30 normally.
   When the dividend is negative: 4 when dividing into zero, 11 or 30 when an overflow occurs, and 31 normally.

*5: When the dividend is positive: 4 + (a) when dividing into zero, 11 + (a) or 30 + (a) when an overflow occurs, and 31 + (a) normally.
   When the dividend is negative: 4 + (a) when dividing into zero, 12 + (a) or 31 + (a) when an overflow occurs, and 32 + (a) normally.

*6: (b) when dividing into zero or when an overflow occurs, and 2 × (b) normally.

*7: (c) when dividing into zero or when an overflow occurs, and 2 × (c) normally.

*8: 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*9: 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

*11: 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.

*12: 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.

*13: 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Note: Which of the two values given for the number of execution cycles applies when an overflow error occurs in a DIV or DIVW instruction depends on whether the overflow was detected before or after the operation.

Table 14   Logical 1 Instructions (Byte, Word) [39 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
AND A, #imm8	2	2	0	byte (A) ← (A) and imm8	–	–	–	–	–	*	*	R	–	–
AND A, ear	2	2	0	byte (A) ← (A) and (ear)	–	–	–	–	–	*	*	R	–	–
AND A, eam	2+	3+ (a)	(b)	byte (A) ← (A) and (eam)	–	–	–	–	–	*	*	R	–	–
AND ear, A	2	3	0	byte (ear) ← (ear) and (A)	–	–	–	–	–	*	*	R	–	*
AND eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) and (A)	–	–	–	–	–	*	*	R	–	*
OR A, #imm8	2	2	0	byte (A) ← (A) or imm8	–	–	–	–	–	*	*	R	–	–
OR A, ear	2	2	0	byte (A) ← (A) or (ear)	–	–	–	–	–	*	*	R	–	–
OR A, eam	2+	3+ (a)	(b)	byte (A) ← (A) or (eam)	–	–	–	–	–	*	*	R	–	–
OR ear, A	2	3	0	byte (ear) ← (ear) or (A)	–	–	–	–	–	*	*	R	–	*
OR eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) or (A)	–	–	–	–	–	*	*	R	–	*
XOR A, #imm8	2	2	0	byte (A) ← (A) xor imm8	–	–	–	–	–	*	*	R	–	–
XOR A, ear	2	2	0	byte (A) ← (A) xor (ear)	–	–	–	–	–	*	*	R	–	–
XOR A, eam	2+	3+ (a)	(b)	byte (A) ← (A) xor (eam)	–	–	–	–	–	*	*	R	–	–
XOR ear, A	2	3	0	byte (ear) ← (ear) xor (A)	–	–	–	–	–	*	*	R	–	*
XOR eam, A	2+	3+ (a)	2× (b)	byte (eam) ← (eam) xor (A)	–	–	–	–	–	*	*	R	–	*
NOT A	1	2	0	byte (A) ← not (A)	–	–	–	–	–	*	*	R	–	–
NOT ear	2	2	0	byte (ear) ← not (ear)	–	–	–	–	–	*	*	R	–	*
NOT eam	2+	3+ (a)	2× (b)	byte (eam) ← not (eam)	–	–	–	–	–	*	*	R	–	*
ANDW A	1	2	0	word (A) ← (AH) and (A)	–	–	–	–	–	*	*	R	–	–
ANDW A, #imm16	3	2	0	word (A) ← (A) and imm16	–	–	–	–	–	*	*	R	–	–
ANDW A, ear	2	2	0	word (A) ← (A) and (ear)	–	–	–	–	–	*	*	R	–	–
ANDW A, eam	2+	3+ (a)	(c)	word (A) ← (A) and (eam)	–	–	–	–	–	*	*	R	–	–
ANDW ear, A	2	3	0	word (ear) ← (ear) and (A)	–	–	–	–	–	*	*	R	–	*
ANDW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) and (A)	–	–	–	–	–	*	*	R	–	*
ORW A	1	2	0	word (A) ← (AH) or (A)	–	–	–	–	–	*	*	R	–	–
ORW A, #imm16	3	2	0	word (A) ← (A) or imm16	–	–	–	–	–	*	*	R	–	–
ORW A, ear	2	2	0	word (A) ← (A) or (ear)	–	–	–	–	–	*	*	R	–	–
ORW A, eam	2+	3+ (a)	(c)	word (A) ← (A) or (eam)	–	–	–	–	–	*	*	R	–	–
ORW ear, A	2	3	0	word (ear) ← (ear) or (A)	–	–	–	–	–	*	*	R	–	*
ORW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) or (A)	–	–	–	–	–	*	*	R	–	*
XORW A	1	2	0	word (A) ← (AH) xor (A)	–	–	–	–	–	*	*	R	–	–
XORW A, #imm16	3	2	0	word (A) ← (A) xor imm16	–	–	–	–	–	*	*	R	–	–
XORW A, ear	2	2	0	word (A) ← (A) xor (ear)	–	–	–	–	–	*	*	R	–	–
XORW A, eam	2+	3+ (a)	(c)	word (A) ← (A) xor (eam)	–	–	–	–	–	*	*	R	–	–
XORW ear, A	2	3	0	word (ear) ← (ear) xor (A)	–	–	–	–	–	*	*	R	–	*
XORW eam, A	2+	3+ (a)	2× (c)	word (eam) ← (eam) xor (A)	–	–	–	–	–	*	*	R	–	*
NOTW A	1	2	0	word (A) ← not (A)	–	–	–	–	–	*	*	R	–	–
NOTW ear	2	2	0	word (ear) ← not (ear)	–	–	–	–	–	*	*	R	–	*
NOTW eam	2+	3+ (a)	2× (c)	word (eam) ← not (eam)	–	–	–	–	–	*	*	R	–	*

For an explanation of "(a)", "(b)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ANDL A, ear	2	5	0	long (A) ← (A) and (ear)	–	–	–	–	–	*	*	R	–	–
ANDL A, eam	2+	6+ (a)	(d)	long (A) ← (A) and (eam)	–	–	–	–	–	*	*	R	–	–
ORL A, ear	2	5	0	long (A) ← (A) or (ear)	–	–	–	–	–	*	*	R	–	–
ORL A, eam	2+	6+ (a)	(d)	long (A) ← (A) or (eam)	–	–	–	–	–	*	*	R	–	–
XORL A, ear	2	5	0	long (A) ← (A) xor (ear)	–	–	–	–	–	*	*	R	–	–
XORL A, eam	2+	6+ (a)	(d)	long (A) ← (A) xor (eam)	–	–	–	–	–	*	*	R	–	–

For an explanation of "(a)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NEG A	1	2	0	byte (A) ← 0 – (A)	X	–	–	–	–	*	*	*	*	–
NEG ear	2	2	0	byte (ear) ← 0 – (ear)	–	–	–	–	–	*	*	*	*	*
NEG eam	2+	3+ (a)	2× (b)	byte (eam) ← 0 – (eam)	–	–	–	–	–	*	*	*	*	*
NEGW A	1	2	0	word (A) ← 0 – (A)	–	–	–	–	–	*	*	*	*	–
NEGW ear	2	2	0	word (ear) ← 0 – (ear)	–	–	–	–	–	*	*	*	*	*
NEGW eam	2+	3+ (a)	2× (c)	word (eam) ← 0 – (eam)	–	–	–	–	–	*	*	*	*	*

For an explanation of "(a)", "(b)" and "(c)" and refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Absolute Value Instructions (Byte/Word/Long Word) [3 Insturctions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
ABS A	2	2	0	byte (A) ← absolute value (A)	Z	–	–	–	–	*	*	*	–	–
ABSW A	2	2	0	word (A) ← absolute value (A)	–	–	–	–	–	*	*	*	–	–
ABSL A	2	4	0	long (A) ← absolute value (A)	–	–	–	–	–	*	*	*	–	–

Table 18 Normalize Instructions (Long Word) [1 Instruction]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
NRML A, R0	2	*	0	long (A) ← Shifts to the position at which "1" was set first byte (R0) ← current shift count	–	–	–	–	*	–	–	–	–	–

* : 5 when the contents of the accumulator are all zeroes, 5 + (R0) in all other cases.

Table 19   Shift Instructions (Byte/Word/Long Word) [27 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
RORC A	2	2	0	byte (A) ← Right rotation with carry	–	–	–	–	–	*	*	–	*	–
ROLC A	2	2	0	byte (A) ← Left rotation with carry	–	–	–	–	–	*	*	–	*	–
RORC ear	2	2	0	byte (ear) ← Right rotation with carry	–	–	–	–	–	*	*	–	*	*
RORC eam	2+	3+ (a)	2× (b)	byte (eam) ← Right rotation with carry	–	–	–	–	–	*	*	–	*	*
ROLC ear	2	2	0	byte (ear) ← Left rotation with carry	–	–	–	–	–	*	*	–	*	*
ROLC eam	2+	3+ (a)	2× (b)	byte (eam) ← Left rotation with carry	–	–	–	–	–	*	*	–	*	*
ASR A, R0	2	*1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSR A, R0	2	*1	0	byte (A) ← Logical right barrel shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSL A, R0	2	*1	0	byte (A) ← Logical left barrel shift (A, R0)	–	–	–	–	–	*	*	–	*	–
ASR A, #imm8	3	*3	0	byte (A) ← Arithmetic right barrel shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSR A, #imm8	3	*3	0	byte (A) ← Logical right barrel shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSL A, #imm8	3	*3	0	byte (A) ← Logical left barrel shift (A, imm8)	–	–	–	–	–	*	*	–	*	–
ASRW A	1	2	0	word (A) ← Arithmetic right shift (A, 1 bit)	–	–	–	–	*	*	*	–	*	–
LSRW A/SHRW A	1	2	0	word (A) ← Logical right shift (A, 1 bit)	–	–	–	–	*	R	*	–	*	–
LSLW A/SHLW A	1	2	0	word (A) ← Logical left shift (A, 1 bit)	–	–	–	–	–	*	*	–	*	–
ASRW A, R0	2	*1	0	word (A) ← Arithmetic right barrel shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSRW A, R0	2	*1	0	word (A) ← Logical right barrel shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSLW A, R0	2	*1	0	word (A) ← Logical left barrel shift (A, R0)	–	–	–	–	–	*	*	–	*	–
ASRW A, #imm8	3	*3	0	word (A) ← Arithmetic right barrel shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSRW A, #imm8	3	*3	0	word (A) ← Logical right barrel shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSLW A, #imm8	3	*3	0	word (A) ← Logical left barrel shift (A, imm8)	–	–	–	–	–	*	*	–	*	–
ASRL A, R0	2	*2	0	long (A) ← Arithmetic right shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSRL A, R0	2	*2	0	long (A) ← Logical right barrel shift (A, R0)	–	–	–	–	*	*	*	–	*	–
LSLL A, R0	2	*2	0	long (A) ← Logical left barrel shift (A, R0)	–	–	–	–	–	*	*	–	*	–
ASRL A, #imm8	3	*4	0	long (A) ← Arithmetic right shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSRL A, #imm8	3	*4	0	long (A) ← Logical right barrel shift (A, imm8)	–	–	–	–	*	*	*	–	*	–
LSLL A, #imm8	3	*4	0	long (A) ← Logical left barrel shift (A, imm8)	–	–	–	–	–	*	*	–	*	–

For an explanation of "(a)" and "(b)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 3 when R0 is 0, 3 + (R0) in all other cases.
*2: 3 when R0 is 0, 4 + (R0) in all other cases.
*3: 3 when imm8 is 0, 3 + (imm8) in all other cases.
*4: 3 when imm8 is 0, 4 + (imm8) in all other cases.

Table 20   Branch 1 Instructions [31 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
BZ/BEQ rel	2	*1	0	Branch when (Z) = 1	–	–	–	–	–	–	–	–	–	–
BNZ/BNE rel	2	*1	0	Branch when (Z) = 0	–	–	–	–	–	–	–	–	–	–
BC/BLO rel	2	*1	0	Branch when (C) = 1	–	–	–	–	–	–	–	–	–	–
BNC/BHS rel	2	*1	0	Branch when (C) = 0	–	–	–	–	–	–	–	–	–	–
BN rel	2	*1	0	Branch when (N) = 1	–	–	–	–	–	–	–	–	–	–
BP rel	2	*1	0	Branch when (N) = 0	–	–	–	–	–	–	–	–	–	–
BV rel	2	*1	0	Branch when (V) = 1	–	–	–	–	–	–	–	–	–	–
BNV rel	2	*1	0	Branch when (V) = 0	–	–	–	–	–	–	–	–	–	–
BT rel	2	*1	0	Branch when (T) = 1	–	–	–	–	–	–	–	–	–	–
BNT rel	2	*1	0	Branch when (T) = 0	–	–	–	–	–	–	–	–	–	–
BLT rel	2	*1	0	Branch when (V) xor (N) = 1	–	–	–	–	–	–	–	–	–	–
BGE rel	2	*1	0	Branch when (V) xor (N) = 0	–	–	–	–	–	–	–	–	–	–
BLE rel	2	*1	0	((V) xor (N)) or (Z) = 1	–	–	–	–	–	–	–	–	–	–
BGT rel	2	*1	0	((V) xor (N)) or (Z) = 0	–	–	–	–	–	–	–	–	–	–
BLS rel	2	*1	0	Branch when (C) or (Z) = 1	–	–	–	–	–	–	–	–	–	–
BHI rel	2	*1	0	Branch when (C) or (Z) = 0	–	–	–	–	–	–	–	–	–	–
BRA rel	2	*1	0	Branch unconditionally	–	–	–	–	–	–	–	–	–	–
JMP @A	1	2	0	word (PC) ← (A)	–	–	–	–	–	–	–	–	–	–
JMP addr16	3	2	0	word (PC) ← addr16	–	–	–	–	–	–	–	–	–	–
JMP @ear	2	3	0	word (PC) ← (ear)	–	–	–	–	–	–	–	–	–	–
JMP @eam	2+	4+ (a)	(c)	word (PC) ← (eam)	–	–	–	–	–	–	–	–	–	–
JMPP @ear *3	2	3	0	word (PC) ← (ear), (PCB) ← (ear+2)	–	–	–	–	–	–	–	–	–	–
JMPP @eam *3	2+	4+ (a)	(d)	word (PC) ← (eam), (PCB) ← (eam+2)	–	–	–	–	–	–	–	–	–	–
JMPP addr24	4	3	0	word (PC) ← ad24 0 to 15 (PCB) ← ad24 16 to 23	–	–	–	–	–	–	–	–	–	–
CALL @ear *4	2	4	(c)	word (PC) ← (ear)	–	–	–	–	–	–	–	–	–	–
CALL @eam *4	2+	5+ (a)	2× (c)	word (PC) ← (eam)	–	–	–	–	–	–	–	–	–	–
CALL addr16 *5	3	5	(c)	word (PC) ← addr16	–	–	–	–	–	–	–	–	–	–
CALLV #vct4 *5	1	5	2× (c)	Vector call linstruction	–	–	–	–	–	–	–	–	–	–
CALLP @ear *6	2	7	2× (c)	word (PC) ← (ear) 0 to 15, (PCB) ← (ear) 16 to 23	–	–	–	–	–	–	–	–	–	–
CALLP @eam *6	2+	8+ (a)	*2	word (PC) ← (eam) 0 to 15, (PCB) ← (eam) 16 to 23	–	–	–	–	–	–	–	–	–	–
CALLP addr24 *7	4	7	2× (c)	word (PC) ← addr 0 to 15, (PCB) ← addr 16 to 23	–	–	–	–	–	–	–	–	–	–

For an explanation of "(a)", "(c)" and "(d)", refer to Table 4, "Number of Execution Cycles for Each Form of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 3 when branching, 2 when not branching.
*2: $3 \times$ (c) + (b)
*3: Read (word) branch address.
*4: W: Save (word) to stack; R: Read (word) branch address.
*5: Save (word) to stack.
*6: W: Save (long word) to W stack; R: Read (long word) branch address.
*7: Save (long word) to stack.

Table 21   Branch 2 Instructions [20 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
CBNE A, #imm8, rel	3	*1	0	Branch when byte (A) ≠ imm8	–	–	–	–	–	*	*	*	*	–
CWBNE A, #imm16, rel	4	*1	0	Branch when byte (A) ≠ imm16	–	–	–	–	–	*	*	*	*	–
CBNE ear, #imm8, rel	4	*1 *3	0	Branch when byte (ear) ≠ imm8	–	–	–	–	–	*	*	*	*	–
CBNE eam, #imm8, rel	4+	*1	(b)	Branch when byte (eam) ≠ imm8	–	–	–	–	–	*	*	*	*	–
CWBNE ear, #imm16, rel	5	*3	0	Branch when word (ear) ≠ imm16	–	–	–	–	–	*	*	*	*	–
CWBNE eam, #imm16, rel	5+	*2	(c)	Branch when word (eam) ≠ imm16	–	–	–	–	–	*	*	*	*	–
DBNZ ear, rel	3	*4	0	Branch when byte (ear) = (ear) − 1, and (ear) ≠ 0	–	–	–	–	–	*	*	*	–	–
DBNZ eam, rel	3+	*2	2× (b)	Branch when byte (ear) = (eam) − 1, and (eam) ≠ 0	–	–	–	–	–	*	*	*	–	*
DWBNZ ear, rel	3	*4	0	Branch when word (ear) = (ear) − 1, and (ear) ≠ 0	–	–	–	–	–	*	*	*	–	–
DWBNZ eam, rel	3+	14 12	2× (c)	Branch when word (eam) = (eam) − 1, and (eam) ≠ 0	–	–	–	–	–	*	*	*	–	*
INT #vct8	2	13	8× (c)	Software interrupt	–	–	R	S	–	–	–	–	–	–
INT addr16	3	14	6× (c)	Software interrupt	–	–	R	S	–	–	–	–	–	–
INTP addr24	4	9	6× (c)	Software interrupt	–	–	R	S	–	–	–	–	–	–
INT9	1	11	8× (c)	Software interrupt	–	–	R	S	–	–	–	–	–	–
RETI	1		6× (c)	Return from interrupt	–	–	*	*	*	*	*	*	*	–
RETIQ *6	2	6	*5	Return from interrupt	–	–	*	*	*	*	*	*	*	–
LINK #imm8	2	5	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer area	–	–	–	–	–	–	–	–	–	–
UNLINK	1	4 5	(c)	At constant entry, retrieve old frame pointer from stack.	–	–	–	–	–	–	–	–	–	–
RET *7	1		(c)	Return from subroutine	–	–	–	–	–	–	–	–	–	–
RETP *8	1		(d)	Return from subroutine	–	–	–	–	–	–	–	–	–	–

For an explanation of "(b)", "(c)" and "(d)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 4 when branching, 3 when not branching
*2: 5 when branching, 4 when not branching
*3: 5 + (a) when branching, 4 + (a) when not branching
*4: 6 + (a) when branching, 5 + (a) when not branching
*5: 3 × (b) + 2 × (c) when an interrupt request is generated, 6 × (c) when returning from the interrupt.
*6: High-speed interrupt return instruction. When an interrupt request is detected during this instruction, the instruction branches to the interrupt vector without performing stack operations when the interrupt is generated.
*7: Return from stack (word)
*8: Return from stack (long word)

Table 22 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
PUSHW A	1	3	(c)	word (SP) ← (SP) −2, ((SP)) ← (A)	–	–	–	–	–	–	–	–	–	–
PUSHW AH	1	3	(c)	word (SP) ← (SP) −2, ((SP)) ← (AH)	–	–	–	–	–	–	–	–	–	–
PUSHW PS	1	3	(c)	word (SP) ← (SP) −2, ((SP)) ← (PS)	–	–	–	–	–	–	–	–	–	–
PUSHW rlst	2	*3	*4	(SP) ← (SP) −2n, ((SP)) ← (rlst)	–	–	–	–	–	–	–	–	–	–
POPW A	1	3	(c)	word (A) ← ((SP)), (SP) ← (SP) +2	–	*	–	–	–	–	–	–	–	–
POPW AH	1	3	(c)	word (AH) ← ((SP)), (SP) ← (SP) +2	–	–	–	–	–	–	–	–	–	–
POPW PS	1	3	(c)	word (PS) ← ((SP)), (SP) ← (SP) +2	–	–	*	*	*	*	*	*	*	–
POPW rlst	2	*2	*4	(rlst) ← ((SP)) , (SP) ← (SP)	–	–	–	–	–	–	–	–	–	–
JCTX @A	1	9	6× (c)	Context switch instruction	–	–	*	*	*	*	*	*	*	–
AND CCR, #imm8	2	3	0	byte (CCR) ← (CCR) and imm8	–	–	*	*	*	*	*	*	*	–
OR CCR, #imm8	2	3	0	byte (CCR) ← (CCR) or imm8	–	–	*	*	*	*	*	*	*	–
MOV RP, #imm8	2	2	0	byte (RP) ← imm8	–	–	–	–	–	–	–	–	–	–
MOV ILM, #imm8	2	2	0	byte (ILM) ← imm8	–	–	–	–	–	–	–	–	–	–
MOVEA RWi, ear	2	3	0	word (RWi) ← ear	–	–	–	–	–	–	–	–	–	–
MOVEA RWi, eam	2+	2+ (a)	0	word (RWi) ← eam	–	–	–	–	–	–	–	–	–	–
MOVEA A, ear	2	2	0	word(A) ← ear	–	*	–	–	–	–	–	–	–	–
MOVEA A, eam	2+	1+ (a)	0	word (A) ← eam	–	*	–	–	–	–	–	–	–	–
ADDSP #imm8	2	3	0	word (SP) ← ext (imm8)	–	–	–	–	–	–	–	–	–	–
ADDSP #imm16	3	3	0	word (SP) ← imm16	–	–	–	–	–	–	–	–	–	–
MOV A, brgl	2	*1	0	byte (A) ← (brgl)	Z	*	–	–	–	*	*	–	–	–
MOV brg2, A	2	1	0	byte (brg2) ← (A)	–	–	–	–	–	*	*	–	–	–
MOV brg2, #imm8	3	2	0	byte (brg2) ← imm8	–	–	–	–	–	*	*	–	–	–
NOP	1	1	0	No operation	–	–	–	–	–	–	–	–	–	–
ADB	1	1	0	Prefix code for AD space access	–	–	–	–	–	–	–	–	–	–
DTB	1	1	0	Prefix code for DT space access	–	–	–	–	–	–	–	–	–	–
PCB	1	1	0	Prefix code for PC space access	–	–	–	–	–	–	–	–	–	–
SPB	1	1	0	Prefix code for SP space access	–	–	–	–	–	–	–	–	–	–
NCC	1	1	0	Prefix code for no flag change	–	–	–	–	–	–	–	–	–	–
CMR	1	1	0	Prefix code for the common register bank	–	–	–	–	–	–	–	–	–	–
MOVW SPCU, #imm16	4	2	0	word (SPCU) ← (imm16)	–	–	–	–	–	–	–	–	–	–
MOVW SPCL, #imm16	4	2	0	word (SPCL) ← (imm16)	–	–	–	–	–	–	–	–	–	–
SETSPC	2	2	0	Stack check operation enable	–	–	–	–	–	–	–	–	–	–
CLRSPC	2	2	0	Stack check operation disable	–	–	–	–	–	–	–	–	–	–
BTSCN A	2	*5	0	byte (A) ← position of "1" bit in word (A)	Z	–	–	–	–	–	*	–	–	–
BTSCNS A	2	*6	0	byte (A) ← position of "1" bit in word (A) ×2	Z	–	–	–	–	–	*	–	–	–
BTSCND A	2	*7	0	byte (A) ← position of "1" bit in word (A) ×4	Z	–	–	–	–	–	*	–	–	–

For an explanation of "(a)" and "(c)", refer to Tables 4 and 5.

*1: PCB, ADB, SSB, USB, and SPB: 1 cycle
    DTB: 2 cycles
    DPR: 3 cycles
*2: 3 + 4 × (pop count)
*3: 3 + 4 × (push count)

*4: Pop count × (c), or push count × (c)
*5: 3 when AL is 0, 5 when AL is not 0.
*6: 4 when AL is 0, 6 when AL is not 0.
*7: 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVB A, dir:bp	3	3	(b)	byte (A) ← (dir:bp) b	Z	*	–	–	–	*	*	–	–	–
MOVB A, addr16:bp	4	3	(b)	byte (A) ← (addr16:bp) b	Z	*	–	–	–	*	*	–	–	–
MOVB A, io:bp	3	3	(b)	byte (A) ← (io:bp) b	Z	*	–	–	–	*	*	–	–	–
MOVB dir:bp, A	3	4	2× (b)	bit (dir:bp) b ← (A)	–	–	–	–	–	*	*	–	–	*
MOVB addr16:bp, A	4	4	2× (b)	bit (addr16:bp) b ← (A)	–	–	–	–	–	*	*	–	–	*
MOVB io:bp, A	3	4	2× (b)	bit (io:bp) b ← (A)	–	–	–	–	–	*	*	–	–	*
SETB dir:bp	3	4	2× (b)	bit (dir:bp) b ← 1	–	–	–	–	–	–	–	–	–	*
SETB addr16:bp	4	4	2× (b)	bit (addr16:bp) b ← 1	–	–	–	–	–	–	–	–	–	*
SETB io:bp	3	4	2× (b)	bit (io:bp) b ← 1	–	–	–	–	–	–	–	–	–	*
CLRB dir:bp	3	4	2× (b)	bit (dir:bp) b ← 0	–	–	–	–	–	–	–	–	–	*
CLRB addr16:bp	4	4	2× (b)	bit (addr16:bp) b ← 0	–	–	–	–	–	–	–	–	–	*
CLRB io:bp	3	4	2× (b)	bit (io:bp) b ← 0	–	–	–	–	–	–	–	–	–	*
BBC dir:bp, rel	4	*1	(b)	Branch when (dir:bp) b = 0	–	–	–	–	–	–	*	–	–	–
BBC addr16:bp, rel	5	*1	(b)	Branch when (addr16:bp) b = 0	–	–	–	–	–	–	*	–	–	–
BBC io:bp, rel	4	*1	(b)	Branch when (io:bp) b = 0	–	–	–	–	–	–	*	–	–	–
BBS dir:bp, rel	4	*1	(b)	Branch when (dir:bp) b = 1	–	–	–	–	–	–	*	–	–	–
BBS addr16:bp, rel	5	*1	(b)	Branch when (addr16:bp) b = 1	–	–	–	–	–	–	*	–	–	–
BBS io:bp, rel	4	*1	(b)	Branch when (io:bp) b = 1	–	–	–	–	–	–	*	–	–	–
SBBS addr16:bp, rel	5	*2	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	–	–	–	–	–	–	*	–	–	*
WBTS io:bp	3	*3	*4	Wait until (io:bp) b = 1	–	–	–	–	–	–	–	–	–	–
WBTC io:bp	3	*3	*4	Wait until (io:bp) b = 0	–	–	–	–	–	–	–	–	–	–

For an explanation of "(b)", refer to Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

*1: 5 when branching, 4 when not branching
*2: 7 when condition is satisfied, 6 when not satisfied
*3: Undefined count
*4: Until condition is satisfied

Table 24   Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
SWAP	1	3	0	byte (A) 0 to 7 ← → (A) 8 to 15	–	–	–	–	–	–	–	–	–	–
SWAPW	1	2	0	word (AH) ← → (AL)	–	*	–	–	–	–	–	–	–	–
EXT	1	1	0	Byte code extension	X	–	–	–	–	*	*	–	–	–
EXTW	1	2	0	Word code extension	–	X	–	–	–	*	*	–	–	–
ZEXT	1	1	0	Byte zero extension	Z	–	–	–	–	R	*	–	–	–
ZEXTW	1	2	0	Word zero extension	–	Z	–	–	–	R	*	–	–	–

Table 25   String Instructions [10 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVS/MOVSI	2	*2	*3	Byte transfer @AH+ ← @AL+, counter = RW0	–	–	–	–	–	–	–	–	–	–
MOVSD	2	*2	*3	Byte transfer @AH– ← @AL–, counter = RW0	–	–	–	–	–	–	–	–	–	–
SCEQ/SCEQI	2	*1	*4	Byte retrieval @AH+ – AL, counter = RW0	–	–	–	–	–	*	*	*	*	–
SCEQD	2	*1	*4	Byte retrieval @AH– – AL, counter = RW0	–	–	–	–	–	*	*	*	*	–
FILS/FILSI	2	5m +3	*5	Byte filling @AH+ ← AL, counter = RW0	–	–	–	–	–	*	*	–	–	–
MOVSW/MOVSWI	2	*2	*6	Word transfer @AH+ ← @AL+, counter = RW0	–	–	–	–	–	–	–	–	–	–
MOVSWD	2	*2	*6	Word transfer @AH– ← @AL–, counter = RW0	–	–	–	–	–	–	–	–	–	–
SCWEQ/SCWEQI	2	*1	*7	Word retrieval @AH+ – AL, counter = RW0	–	–	–	–	–	*	*	*	*	–
SCWEQD	2	*1	*7	Word retrieval @AH– – AL, counter = RW0	–	–	–	–	–	*	*	*	*	–
FILSW/FILSWI	2	5m +3	*8	Word filling @AH+ ← AL, counter = RW0	–	–	–	–	–	*	*	–	–	–

m: RW0 value (counter value)

*1: 3 when RW0 is 0, 2 + 6 × (RW0) for count out, and 6n + 4 when match occurs

*2: 4 when RW0 is 0, 2 + 6 × (RW0) in any other case

*3: (b) × (RW0)

*4: (b) × n

*5: (b) × (RW0)

*6: (c) × (RW0)

*7: (c) × n

*8: (c) × (RW0)

Table 26   Multiple Data Transfer Instructions [18 Instructions]

Mnemonic	#	~	B	Operation	LH	AH	I	S	T	N	Z	V	C	RMW
MOVM @A, @RLi, #imm8	3	*1	*3	Multiple data trasfer byte ((A)) ← ((RLi))	–	–	–	–	–	–	–	–	–	–
MOVM @A, eam, #imm8	3+	*2	*3	Multiple data trasfer byte ((A)) ← (eam)	–	–	–	–	–	–	–	–	–	–
MOVM addr16, @RLi, #imm8	5	*1	*3	Multiple data trasfer byte (addr16) ← ((RLi))	–	–	–	–	–	–	–	–	–	–
MOVM addr16, eam, #imm8	5+	*2	*3	Multiple data trasfer byte (addr16) ← (eam)	–	–	–	–	–	–	–	–	–	–
MOVMW @A, @RLi, #imm8	3	*1	*4	Multiple data trasfer word ((A)) ← ((RLi))	–	–	–	–	–	–	–	–	–	–
MOVMW @A, eam, #imm8	3+	*2	*4	Multiple data trasfer word ((A)) ← (eam)	–	–	–	–	–	–	–	–	–	–
MOVMW addr16, @RLi, #imm8	5	*1	*4	Multiple data trasfer word (addr16) ← ((RLi))	–	–	–	–	–	–	–	–	–	–
MOVMW addr16, eam, #imm8	5+	*2	*4	Multiple data trasfer word (addr16) ← (eam)	–	–	–	–	–	–	–	–	–	–
MOVM @RLi, @A, #imm8	3	*1	*3	Multiple data trasfer byte ((RLi)) ← ((A))	–	–	–	–	–	–	–	–	–	–
MOVM eam, @A, #imm8	3+	*2	*3	Multiple data trasfer byte (eam) ← ((A))	–	–	–	–	–	–	–	–	–	–
MOVM @RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) ← (addr16)	–	–	–	–	–	–	–	–	–	–
MOVM eam, addr16, #imm8	5+	*2	*3	Multiple data transfer byte (eam) ← (addr16)	–	–	–	–	–	–	–	–	–	–
MOVMW @RLi, @A, #imm8	3	*1	*4	Multiple data trasfer word ((RLi)) ← ((A))	–	–	–	–	–	–	–	–	–	–
MOVMW eam, @A, #imm8	3+	*2	*4	Multiple data trasfer word (eam) ← ((A))	–	–	–	–	–	–	–	–	–	–
MOVMW @RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) ← (addr16)	–	–	–	–	–	–	–	–	–	–
MOVMW eam, addr16, #imm8	5+	*2	*4	Multiple data transfer word (eam) ← (addr16)	–	–	–	–	–	–	–	–	–	–
MOVM bnk : addr16, *5 bnk : addr16, #imm8	7	*1	*3	Multiple data transfer byte (bnk:addr16) ← (bnk:addr16)	–	–	–	–	–	–	–	–	–	–
MOVMW bnk : addr16, *5 bnk : addr16, #imm8	7	*1	*4	Multiple data transfer word (bnk:addr16) ← (bnk:addr16)	–	–	–	–	–	–	–	–	–	–

*1: 5 + imm8 × 5, 256 times when imm8 is zero.
*2: 5 + imm8 × 5 + (a), 256 times when imm8 is zero.
*3: Number of transfers × (b) × 2
*4: Number of transfers × (c) × 2
*5: The bank register specified by "bnk" is the same as for the MOVS instruction.

■ **ORDERING IMFORMATION**

Part number	Package	Remarks
MB90F244PFT-G	80-pin Plastic TQFP (FPT-80P-M15)	

■ PACKAGE DIMENSIONS

80-pin Plastic TQFP
(FPT-80P-M15)

14.00±0.20(.551±.008)SQ
12.00±0.10(.472±.004)SQ

$0.145^{+0.05}_{-0.03}$
$\left(.006^{+.002}_{-.001}\right)$

0.50(.020)
TYP

$0.22^{+0.05}_{-0.04}$
$\left(.009^{+.002}_{-.002}\right)$

⊕ 0.08(.003) Ⓜ

"A"

⌒ 0.08(.003)

Details of "A" part

1.20(.047)MAX
Mounting height

0˚~8˚

0.10±0.05(.004±.002)
(Stand off height)

0.45/0.75
(.018/.0295)

0.25(.010)

© 1997 FUJITSU LIMITED F80028S-1C-1

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

http://www.fmap.com.sg/

F9807
© FUJITSU LIMITED Printed in Japan

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)
Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.