

Features

- 1-Mbit ferroelectric random access memory (F-RAM) logically organized as 64 K × 16
	- \Box Configurable as 128 K \times 8 using \overline{UB} and \overline{LB}
	- \Box High-endurance 100 trillion (10¹⁴) read/writes
	- ❐ 151-year data retention (see the [Data Retention and](#page-7-0) [Endurance](#page-7-0) table)
	- ❐ NoDelay™ writes
	- ❐ Page mode operation to 30-ns cycle time
	- ❐ Advanced high-reliability ferroelectric process
- SRAM compatible
	- ❐ Industry-standard 64 K × 16 SRAM pinout
	- ❐ 60-ns access time, 90-ns cycle time
- Superior to battery-backed SRAM modules
	- ❐ No battery concerns
	- ❐ Monolithic reliability
	- ❐ True surface mount solution, no rework steps
	- ❐ Superior for moisture, shock, and vibration
- Low power consumption
	- ❐ Active current 7 mA (typ)
	- \Box Standby current 120 μ A (typ)
	- \Box Sleep mode current 3 μ A (typ)
- **Low-voltage operation:** V_{DD} **= 2.0 V to 3.6 V**
- Industrial temperature: -40 °C to +85 °C
- 44-pin thin small outline package (TSOP) Type II
- Restriction of hazardous substances (RoHS) compliant

Functional Overview

The FM28V102A is a 64 K \times 16 nonvolatile memory that reads and writes similar to a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 151 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write timing and high write endurance make the F-RAM superior to other types of memory.

The FM28V102A operation is similar to that of other RAM devices and therefore, it can be used as a drop-in replacement for a standard SRAM in a system. Read cycles may be triggered by CE or simply by changing the address and write cycles may be triggered by \overline{CE} or \overline{WE} . The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the FM28V102A ideal for nonvolatile memory applications requiring frequent or rapid writes.

The device is available in a 400-mil 44-pin TSOP-II surface mount package. Device specifications are guaranteed over the industrial temperature range –40 °C to +85 °C.

For a complete list of related documentation, click [here.](http://www.cypress.com/?rID=95007)

Logic Block Diagram

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-91080 Rev. *E Revised August 12, 2015

FM28V102A

Contents

Pinout

Figure 1. 44-pin TSOP II pinout

Pin Definitions

Device Operation

The FM28V102A is a word wide F-RAM memory logically organized as 65,536 × 16 and accessed using an industry-standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page mode operation, which provides high-speed access to addresses within a page (row). Access to a different page requires that either CE transitions LOW or the upper address $(A_{15}-A_{2})$ changes. See the [Functional Truth Table on page 15](#page-14-0) for a complete description of read and write modes.

Memory Operation

Users access 65,536 memory locations, each with 16 data bits through a parallel interface. The F-RAM array is organized as 16,384 rows each having 64 bits. Each row has four column locations, which allow fast access in page mode operation. When an initial address is latched by the falling edge of CE, subsequent column locations may be accessed without the need to toggle CE. When CE is deasserted HIGH, a pre-charge operation begins. Writes occur immediately at the end of the access with no delay. The WE pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called NoDelay writes.

Read Operation

A read operation begins on the falling edge of $\overline{\text{CE}}$. The falling edge of \overline{CE} causes the address to be latched and starts a memory read cycle if WE is HIGH. Data becomes available on the bus after the access time is met. When the address is latched and the access completed, a new access to a random location (different row) may begin while CE is still LOW. The minimum cycle time for random addresses is t_{RC} . Note that unlike SRAMs, the FM28V102A's CE-initiated access time is faster than the address access time.

The FM28V102A will drive the data bus when \overline{OE} and at least one of the byte enables $(\overline{UB}, \overline{LB})$ is asserted LOW. The upper data byte is driven when \overline{UB} is LOW, and the lower data byte is driven when \overline{LB} is LOW. If \overline{OE} is asserted after the memory access time is met, the data bus will be driven with valid data. If OE is asserted before completing the memory access, the data bus will not be driven until valid data is available. This feature minimizes supply current in the system by eliminating transients caused by invalid data being driven to the bus. When OE is deasserted HIGH, the data bus will remain in a HI-Z state.

Write Operation

In the FM28V102A, writes occur in the same interval as reads. The FM28V102A supports both CE and WE controlled write cycles. In both cases, the address $A_{15}-A_2$ is latched on the falling edge of CE.

In a \overline{CE} -controlled write, the \overline{WE} signal is asserted before beginning the memory cycle. That is, \overline{WE} is LOW when \overline{CE} falls. In this case, the device begins the memory cycle as a write. The FM28V102A will not drive the data bus regardless of the state of OE as long as WE is LOW. Input data must be valid when CE is

deasserted HIGH. In a WE-controlled write, the memory cycle begins on the falling edge of \overline{CE} . The \overline{WE} signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if OE is LOW; however, it will be HI-Z when WE is asserted LOW. The CE- and WE-controlled write timing cases are shown in the Switching Waveforms on page 13.

Write access to the array begins on the falling edge of WE after the memory cycle is initiated. The write access terminates on the rising edge of \overline{WE} or \overline{CE} , whichever comes first. A valid write operation requires the user to meet the access time specification before deasserting WE or CE. The data setup time indicates the interval during which data cannot change before the end of the write access (rising edge of WE or CE).

Unlike other nonvolatile memory technologies, there is no write delay with F-RAM. Because the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

Page Mode Operation

The F-RAM array is organized as 16,384 rows each having 64 bits. Each row has four column-address locations. Address inputs A_1 – A_0 define the column address to be accessed. An access can start on any column address, and other column locations may be accessed without the need to toggle the CE pin. For fast access reads, after the first data byte is driven to the bus, the column address inputs A_1 – A_0 may be changed to a new value. A new data byte is then driven to the DQ pins no later than t_{AAP} , which is less than half the initial read access time. For fast access writes, the first write pulse defines the first write access. While CE is LOW, a subsequent write pulse along with a new column address provides a page mode write access.

Pre-charge Operation

The pre-charge operation is an internal condition in which the memory state is prepared for a new access. Pre-charge is user-initiated by driving the \overline{CE} signal HIGH. It must remain HIGH for at least the minimum pre-charge time, t_{PC} .

Pre-charge is also activated by changing the upper addresses, $A_{15}-A_{2}$. The current row is first closed before accessing the new row. The device automatically detects an upper order address change, which starts a pre-charge operation. The new address is latched and the new read data is valid within the t_{AA} address access time; see [Figure 6 on page 11](#page-10-0). A similar sequence occurs for write cycles; see [Figure 11 on page 12.](#page-11-0) The rate at which random addresses can be issued is t_{RC} and t_{WC} , respectively.

Sleep Mode

The device incorporates a sleep mode of operation, which allows the user to achieve the lowest power supply current condition. It enters a low-power sleep mode by asserting the ZZ pin LOW. Read and write operations must complete before the \overline{ZZ} pin going LOW. When \overline{ZZ} is LOW, all pins are ignored except the \overline{ZZ} pin. When \overline{ZZ} is deasserted HIGH, there is some time delay (t_{ZZEX}) before the user can access the device. If sleep mode is not used, the ZZ pin must be tied to V_{DD}

Figure 2. Sleep/Standby State Diagram

SRAM Drop-In Replacement

The FM28V102A is designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require CE to toggle for each new address. $\overline{\text{CE}}$ may remain LOW indefinitely. While CE is LOW, the device automatically detects address changes and a new access begins. This functionality allows $\overline{\text{CE}}$ to be grounded, similar to an SRAM. It also allows page mode operation at speeds up to 33 MHz.

[Figure 3](#page-4-2) shows a pull-up resistor on \overline{CE} , which will keep the pin HIGH during power cycles, assuming the MCU / MPU pin tristates during the reset condition. The pull-up resistor value should be chosen to ensure the \overline{CE} pin tracks V_{DD} to a high enough value, so that the current drawn when CE is LOW is not an issue. A 10-k Ω resistor draws 330 μ A when CE is LOW and V_{DD} = 3.3 V

Figure 3. Use of Pull-up Resistor on CE

Note that if \overline{CE} is tied to ground, the user must be sure \overline{WE} is not LOW at power-up or power-down events. If \overline{CE} and \overline{WE} are both LOW during power cycles, data will be corrupted. [Figure 4](#page-4-1) shows a pull-up resistor on WE, which will keep the pin HIGH during power cycles, assuming the MCU/MPU pin tristates during the reset condition.The pull-up resistor value should be chosen to ensure the \overline{WE} pin tracks V_{DD} to a high enough value, so that the current drawn when $\overline{\text{WE}}$ is LOW is not an issue. A 10-k Ω resistor draws 330 µA when \overline{WE} is LOW and V_{DD} = 3.3 V.

Figure 4. Use of Pull-up Resistor on WE

For applications that require the lowest power consumption, the CE signal should be active (LOW) only during memory accesses. The FM28V102A draws supply current while CE is LOW, even if addresses and control signals are static. While CE is HIGH, the device draws no more than the maximum standby current, I_{SB} . The UB and LB byte select pins are active for both read and write cycles. They may be used to allow the device to be wired as a 128 K × 8 memory. The upper and lower data bytes can be tied together and controlled with the byte selects. Individual byte enables or the next higher address line A_{16} may be available from the system processor.

Figure 5. FM28V102A Wired as 128 K x 8

Endurance

The FM28V102A is capable of being accessed at least 10^{14} times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by A_{15-2} and column addresses by A_{1-0} . The array is organized as 16K rows of four words each. The entire row is internally accessed once whether a single 16-bit word or all four words are read or written. Each word in the row is counted only once in an endurance calculation.

The user may choose to write CPU instructions and run them from a certain address space. [Table 1](#page-5-1) shows endurance calculations for a 256-byte repeating loop, which includes a starting address, three-page mode accesses, and a CE pre-charge. The number of bus clock cycles needed to complete a four-word transaction is $4 + 1$ at lower bus speeds, but $5 + 2$ at 33 MHz due to initial read latency and an extra clock cycle to

satisfy the device's pre-charge timing constraint t_{PC} . The entire loop causes each byte to experience only one endurance cycle. The F-RAM read and write endurance is virtually unlimited even at a 33-MHz system bus clock rate.

Bus Freq (MHz)	Bus Cycle Time (ns)	256-byte Transaction Time (μs)	Endurance Cycles/sec	Endurance Cycles/year	Years to Reach 10^{14} Cycles
33	30	10.56	94.690	2.98×10^{12}	33.5
25	40	12.8	78,125	2.46×10^{12}	40.6
10	100	28.8	34,720	1.09×10^{12}	91.7
5	200	57.6	17,360	5.47×10^{11}	182.8

Table 1. Time to Reach 100 Trillion Cycles for Repeating 256-byte Loop

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Operating Range

DC Electrical Characteristics

Over the [Operating Range](#page-6-1)

Note

1. Typical values are at 25 °C, $V_{DD} = V_{DD}$ (typ). Not 100% tested.

Data Retention and Endurance

Capacitance

Thermal Resistance

AC Test Conditions

AC Switching Characteristics

Over the [Operating Range](#page-6-1)

Notes

3. t_{HZ}, t_{OHZ} and t_{BHZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
4. This parameter is characterized but not 100% tested.

^{2.} Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 0 to 3 V, output loading of the specified I_{OL}/I_{OH} and load capacitance shown in AC Test

AC Switching Characteristics (continued)

Over the Operating Range

Notes

5. t_{WZ} is specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
6. This parameter is characterized but not 100% tested.

Figure 8. Page Mode Read Cycle Timing [\[7](#page-10-1)]

Note

7. Although sequential column addressing is shown, it is not required.

 t_{DH}

D out

D in

Figure 9. Write Cycle Timing 1 (WE Controlled) [\[8](#page-11-1)]

Note

8. OE (not shown) is LOW only to show the effect of WE on DQ pins.

D out $\qquad \qquad \}$ D in

t_{wz}

 t_{DS}

DQ₁₅₋₀

Figure 12. Write Cycle Timing 4 (CE LOW) [[9\]](#page-12-0)

Power Cycle and Sleep Mode Timing

Over the [Operating Range](#page-6-1)

Figure 14. Power Cycle and Sleep Mode Timing

Functional Truth Table

Byte Select Truth Table

Notes

11. H = Logic HIGH, L = Logic LOW, V = Valid Data, X = Don't Care, ↓ = toggle LOW, ↑ = toggle HIGH.

12. For write cycles, data-in is latched on the rising edge of CE or WE, whichever comes first.

13. WE-controlled write cycle begins as a Read cycle and then A_{15-2} is latched.

14. Addresses A₁₋₀ must remain stable for at least 15 ns during page mode operation.
15. The UB and LB pins may be grounded if 1) the system does not perform byte writes and 2) the device is not configured as a 128 K x 8

Ordering Information

All the above parts are Pb-free.

Ordering Code Definitions

Package Diagram

51-85087 *E

Acronyms **Document Conventions**

Units of Measure

Document History Page

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

PSoC[® Solutions](http://www.cypress.com/?id=1353)

[psoc.cypress.com/solutions](http://www.cypress.com/?id=1353) [PSoC 1](http://www.cypress.com/?id=1573) [| PSoC 3](http://www.cypress.com/?id=2232) | [PSoC 4](http://www.cypress.com/?id=4749) [| PSoC 5LP](http://www.cypress.com/?id=4562)

Cypress Developer Community [Community](http://www.cypress.com/?id=2203) | [Forums](http://www.cypress.com/?app=forum) | [Blogs](http://www.cypress.com/?id=2200) | [Video](http://www.cypress.com/?id=2660) | [Training](http://www.cypress.com/?id=1162)

Technical Support [cypress.com/go/support](http://www.cypress.com/go/support)

© Cypress Semiconductor Corporation, 2014-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypr integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-91080 Rev. *E Revised August 12, 2015 Page 20 of 20

All products and company names mentioned in this document may be the trademarks of their respective holders.

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.