Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

General Description

The MAX98390 is a high-efficiency mono Class-D DSM smart amplifier that features an integrated boost converter, integrated Dynamic Speaker ManagementTM, and FET scaling for higher-efficiency at low output power.

The maximum boost converter output voltage is programmable from 6.5V to 10V in 0.125V increments from a battery voltage as low as 2.65V. The boost converter supports bypass mode for lower quiescent current and improved mid-power efficiency as well as envelope tracking which automatically adjusts the output voltage for maximum efficiency. The boosted supply efficiently delivers up to 6.2W at 10% THD+N into a 4 Ω load.

Integrated IV sense and Dynamic Speaker Management allows louder, fuller audio while protecting the speaker against damage and improving sound quality.

The PCM interface supports I²S, left-justified, and 16-channel TDM formats as a slave or master device with I²C control. Either BCLK or MCLK can be used as the internal clock source providing system level flexibility.

Thermal and other status data can also be read from the I^2C interface.

Patented active emissions limiting edge rate and overshoot control circuitry minimizes EMI and eliminates the need for output filtering found in traditional Class-D devices.

A flexible brownout-detection engine (BDE) can be programmed to initiate various current limiting, signal limiting, and clip functions to prevent dips in battery voltage. Threshold, hysteresis, and attack-and-release rates are programmable.

The IC is available in a 0.4mm pitch, 36-bump wafer-level package. It is specified over the extended -40°C to +85°C temperature range.

Applications

- Smartphones
- Tablets
- Notebook Computers
- Single Li-ion Cell Devices
- IoT Devices
- Toys

Benefits and Features

- Integrated Speaker Current and Voltage Sense Requires no External Components
- Integrated Programmable 10V Boost Converter
 Bypass Mode
 - Envelope Tracking
- Integrated Dynamic Speaker Management
 - Thermal Protection
 - Excursion Protection
 - Low-Frequency Extension
 - 8-Band Parametric Equalizer
 - Dynamic Range Compression
 - Perceptual Power Reduction
 - Debuzzer
 - Stereo Bass Management
- Ultra-Low Noise Floor
 - 9µV Output Noise
 - 117dB Dynamic Range
- Low Distortion—0.01% THD+N
- Output Power at 1% THD+N
- 5.1W into 8Ω, V_{VBAT} = 4.3V
- 5.1W into 4Ω, V_{VBAT} = 4.3V
- Output Power at 10% THD+N
 - 6.2W into 8Ω, V_{VBAT} = 4.3V
 - 6.2W into 4Ω, V_{VBAT} = 4.3V
- System Efficiency
 - 82% at 1.2W into 8Ω, V_{VBAT} = 3.7V
 - 86% at 0.45W into 8Ω, V_{VBAT} = 3.7V
- Dynamic Speaker Output FET Scaling
- 2.65V to 5.5V Battery Voltage Range
- I²S/16-Channel TDM and I²C Interfaces
- Class-D Edge Rate Control Enables Filterless
 Operation
- Advanced Brownout-Protection Engine
- Extensive Click-and-Pop Suppression
- Robust Short-Circuit and Thermal Protection
- Space-Saving, 36-Bump WLP Package (6.3mm², 0.4mm Pitch)

Ordering Information appears at end of data sheet.

Dynamic Speaker Management is a trademark of Maxim Integrated Products, Inc.



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Simplified Block Diagram



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	0
Package Information	0
36 WLP	0
Electrical Characteristics	0
Typical Operating Characteristics	0
Pin Configuration	1
36 WLP	1
Pin Description	1
Functional Diagram	3
MAX98390	3
Detailed Description	4
Integrated Dynamic Speaker Management (DSM)	4
DSM Sound Studio	4
Thermal and Excursion Protection	4
Low-Frequency Extension	5
Perceptual Power Reduction (PPR)	5
Stereo Bass Management	5
Debuzzer	5
Dynamic Range Compression	5
Equalizer	6
Reading and Writing DSM Registers	6
Interrupts	7
IRQ Pin Configuration	7
Interrupt Sources	7
Boost Converter	8
Soft-Start	9
Boost Output Undervoltage Lockout	9
Boost Overvoltage Protection	9
Programmable Boost Input Current Limit 4	0
Boost-Clock Phase	0
Boost-Skip Mode	0
Supplying PVDD Externally	0
Boost Envelope Tracker	0

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

TABLE OF CONTENTS (CONTINUED)

Automatic Boost Bypass	41
Delay for Envelope Tracker and Automatic Boost Bypass	43
Host Fault Handling	43
Clock Monitor	43
BCLK and LRCLK Rate Detection	43
PCM Framing Error Detection	44
Input Data Monitor	44
Watchdog Timer	45
Software Mode	45
Hardware Mode	46
PCM Interface	46
PCM Master/Slave Modes and MCLK	46
Interface Formats—All Modes	47
PCM Clock Ratio Configuration	47
I ² S and Left-Justified Modes	49
TDM Modes	51
Invalid TDM Configurations	53
PCM Data Path Configuration	53
PCM Data Input	53
PCM Data Output	53
PCM Interface Timing.	54
Logic Output Pin Drive Strength Control.	55
Tone Generator.	55
Thermal Warning and Shutdown	55
Minimum Valid Setup	55
Thermal Thresholds	55
Amplifier Path Controls	56
Path Routing Control	56
Power Gating and Auto Muting	56
PCM Dither	57
DAC Inversion	57
DC Blocking Filter	57
Digital Volume Control	57
Dynamic Range Extension (DRE)	57
DSP Monitor	57
Class-D Amplifier	58
Output Short-Circuit Detection	58
Spread-Spectrum Modulation	58

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

TABLE OF CONTENTS (CONTINUED)

Output Sensing When Using Ferrite Beads	. 58
Ultra-Low EMI Filterless Output Stage	. 58
FET Scaling	. 59
Current and Voltage Sense.	. 59
I/V Sense Channel Sharing	. 60
Measurement ADC	. 60
Brownout-Detection Engine (BDE)	. 61
BDE Gain, Limit, and Clip Mirroring	. 62
BDE Enable Control	. 62
VBAT Measurement	. 62
Brownout Controller	. 63
Brownout Interrupts	. 63
Limiter	. 64
Gain Reduction.	. 64
Level 4 Mute	. 65
Clipper	. 65
Boost Input Current Limit	. 66
Using Brownout Boost Input Current Limit to Avoid System Brownouts	. 67
Interchip Communication	. 68
ICC Operation and Data Format	. 68
Multiamplifier Grouping	. 70
Shutdown Modes	. 71
Software Shutdown	. 71
Software Reset	. 71
Hardware Shutdown	. 71
I ² C Serial Interface	. 72
Slave Address	. 72
Bit Transfer	. 73
START and STOP Conditions	. 73
Early STOP Conditions	. 73
Acknowledge	. 74
Write Data Format	. 74
Read Data Format	. 75
I ² C Register Map	. 76
Control Bit Types and Write-Access Restrictions	. 76
Register Map	. 78
Register Map.	. 78
Register Details.	. 92

TABLE OF CONTENTS (CONTINUED)

Boost Converter Component Selection. 206
Battery Input Capacitor Selection
Boost Inductor Selection (L1)
Power Amplifier Supply Bypass Capacitors (CPVDD) 206
Boost Converter Settings
Startup Sequence
Shutdown Sequence
Recommended External Components
Typical Application Circuit
MAX98390
Ordering Information
Revision History

LIST OF FIGURES

Figure 1. DSM Path	. 34
Figure 2. Interrupt Logic	. 37
Figure 3. Boost Converter Block Diagram	. 39
Figure 4. Boost Envelope Tracker	. 41
Figure 5. Boost Bypass	. 42
Figure 6. Clock Monitor LRCLK Rate Error Example with CMON_ERRTOL = 0x1	. 44
Figure 7. Clock Monitor Framing Error Example in TDM Mode with PCM_BSEL = 0x6 (128 BCLKs per LRCLK) and CMON_BSELTOL = 0x0	. 44
Figure 8. Data Stuck Error Example	. 45
Figure 9. Data Magnitude Error Example	. 45
Figure 10. Watchdog Timer Period	. 46
Figure 11. I ² S Mode	. 50
Figure 12. Left-Justified Modes	. 51
Figure 13. TDM Modes	. 52
Figure 14. PCM Interface Timing/Master Mode—LRCLK, BCLK, DIN Timing Diagram	. 54
Figure 15. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram	. 54
Figure 16. PCM Interface Timing/DOUT Timing Diagram	. 54
Figure 17. Amplifier Path	. 56
Figure 18. Output Sensing When Using Ferrite Beads	. 58
Figure 19. BDE Block Diagram	. 61
Figure 20. BDE Levels	. 63
Figure 21. Limiter Profile Example with -6dBFS Knee Point	. 64
Figure 22. Gain Reduction Profile Example with -6dB Setting	. 65
Figure 23. Clipper Examples with Level Change from -12dBFS to -6dBFS	. 66
Figure 24. Acceptable V _{VBAT} Sag	. 67
Figure 25. Unacceptable V _{VBAT} Sag	. 67
Figure 26. Reduced Boost ILIM for Reduced V _{VBAT} Sag	. 68
Figure 27. ICC Transmit Frame Structure (16-bit Left-Justified)	. 69
Figure 28. ICC Transmit Frame Structure (24-bit or 32-bit Left-Justified)	. 69
Figure 29. PCM Interface Timing/Interchip Communication—ICC Timing Diagram	. 69
Figure 30. ICC Grouping Example	. 70
Figure 31. RESET Timing Diagram	. 71
Figure 32. I ² C Interface Timing Diagram	. 73
Figure 33. I ² C START, STOP, and REPEATED START Conditions	. 73
Figure 34. I ² C Acknowledge	. 74
Figure 35. I ² C Writing One Byte of Data to the Slave	. 74
Figure 36. I ² C Writing n-Bytes of Data to the Slave	. 75

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

LIST OF FIGURES (CONTINUED)

Figure 37. I ² C Reading One Byte of Data from the Slave	75
Figure 38. I ² C Reading n-Bytes of Data from the Slave	76

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

LIST OF TABLES

Table 1. Coefficients for 1kHz Highpass Filter	36
Table 2. Interrupt Sources	37
Table 3. Recommended Delay Settings	. 43
Table 4. PCM Output Clock Control	47
Table 5. PCM_MSTR_MODE and PCM_CLK_SOURCE Configuration.	47
Table 6. Supported Clock Settings in Slave Mode with PCM_CLK_SOURCE = 0	48
Table 7. Supported Clock Settings in Master Mode or Slave Mode with PCM_CLK_SOURCE = 1 and MCLK = 12.0000MHz	48
Table 8. Supported Clock Settings in Master Mode or Slave Mode with PCM_CLK_SOURCE = 1 and MCLK = 11.2896MHz	49
Table 9. Supported Clock Settings in Master Mode or Slave Mode with PCM_CLK_SOURCE = 1 and MCLK = 12.2880MHz	49
Table 10. Invalid TDM Configurations	. 53
Table 11. Control Registers and the DOUT Pin	. 53
Table 12. Logic Output Pin Drive Strength Control	55
Table 13. Power Gating and Auto Muting Enable Bits	57
Table 14. Maximum FET Scaling Threshold	59
Table 15. Restriction on Base Division Setting with Channel Enables Image: Comparison of	. 60
Table 16. Brownout-Detection Engine Levels	61
Table 17. Example of BDE Settings	62
Table 18. BDE Enable Control	62
Table 19. ICC Output Configuration	68
Table 20. BDE_INFO	
Table 21. I ² C Slave Address	
Table 22. Control Bit Types and Write-Access Restrictions	
Table 23. Component List	. 207

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Absolute Maximum Ratings

VBAT to PGND	0.3V to 6V
PVDD to PGND (Note 1)	0.3V to 12V
DVDD to GND	0.3V to 2.15V
OUTP, OUTN to PGND	0.3V to PVDD + 0.3V
LX to PGND	0.3V to PVDD + 0.3V
VSNSP, VSNSN to PGND	0.3V to 12V
SDA, SCL, ADDR1, ADDR2 to GND	
PGND to GND	0.3V to 0.3V
All other digital pins to GND	0.3V to DVDD + 0.3V
Short-Circuit Duration Between OUTP a	and OUTN Continuous

Short-Circuit	Duration	Between	OUTP,	OUTN,	and	
GND				Contir	nuous	
Short-Circuit	Duration	Between	OUTP,	OUTN,	and	
PVDD				Contir	nuous	
Junction Temperature+150°C					50°C	
Operating Terr		40°C to +	-85°C			
Storage Temperaure Range			65°C to +150°C			
Soldering Tem	perature (re	eflow)		+2	260°C	

Note 1: When supplying PVDD externally, care must be taken to ensure PVDD is applied only when VBAT is present and the device is enabled. See the <u>Supplying PVDD Externally</u> section for the required sequence.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

36 WLP

Package Code	W362G2+1			
Outline Number	<u>21-100287</u>			
Land Pattern Number	Refer to Application Note 1891			
Thermal Resistance, Four-Layer Board:				
Junction to Ambient (θ_{JA})	46.2°C/W			
Junction to Case (θ_{JC})	N/A			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
SYSTEM					
Power-Supply Voltage	V _{VBAT}		2.65	5.5	V
Range	V _{DVDD}		1.71	1.89	V

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Current		$T_A = +25^{\circ}C$, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 0, POWER_GATING_EN = 0		2.6	2.8	
	nt Current I_{VBAT} I_{VBAT} I_{VBAT} I_{VBAT} I_{VBAT} $I_{A} = +25^{\circ}C, Z_{SPK} = 000 (boost bypass) DSP_GLOBAL_EN = 000 (boost bypass) OSP_GLOBAL_EN = 000 (boost bypass) DSP_GLOBAL_EN = 000 (boost bypass) DSP_G$	$T_A = +25^{\circ}C, Z_{SPK} = 4\Omega + 33\mu H, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 1, all DSP blocks enabled, POWER_GATING_EN = 1$		2.7	2.9	
		$T_A = +25^{\circ}C, Z_{SPK} = 4\Omega + 33\mu H, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 1, all DSP blocks enabled, POWER_GATING_EN = 0$		3.0	3.3	
		$T_A = +25^{\circ}C, Z_{SPK} = 4\Omega + 33\mu H, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 0, POWER_GATING_EN = 0, VVBAT = 4.2V$		2.95	3.2	mA
		$T_A = +25^{\circ}C$, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 0, POWER_GATING_EN = 0		4.8	5.2	
		$T_A = +25^{\circ}C, Z_{SPK} = 4\Omega + 33\mu H, IV sense on, AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled), DSP_GLOBAL_EN = 1, all DSP blocks enabled, POWER_GATING_EN = 1$		2.7	2.8	
		$\label{eq:transform} \begin{array}{l} T_{A} = +25^{\circ}\text{C}, \ Z_{SPK} = 4\Omega + 33\mu\text{H}, \ \text{IV sense} \\ \text{on, } AMP_FET_SCALE_MODE = 00b \\ (FET \ scaling \ enabled), \ BST_BYP_MODE \\ = 00b \ (boost \ bypass \ enabled), \\ DSP_GLOBAL_EN = 1, \ all \ DSP \ blocks \\ enabled, \ POWER_GATING_EN = 0 \end{array}$		7.2	7.5	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Software Shutdown	I _{VBAT} (SHDN_SW)	EN = 0, no MCLK/BCLK/LRCLK/DIN transitions, T _A = +25°C		0.4	1	
Supply Current		EN = 0, no MCLK/BCLK/LRCLK/DIN transitions, T_A = +25°C		8.4	13	μΑ
Hardware Shutdown	I _{VBAT} (SHDN_HW)	RESET = 0, T _A = +25°C		0.35	1	- μΑ
Supply Current	I _{DVDD} (SHDN_HW)	$\overline{\text{RESET}}$ = 0, T _A = +25°C			1	μΛ
		P _{OUT} = 1.2W, f = 1kHz, Z _{SPK} = 8Ω + 33μH		82		
System Efficiency	η	$\begin{array}{l} P_{OUT} = 1.2W, f = 1kHz, Z_{SPK} = 8\Omega + \\ 33\muH, V_{VBAT} = 4.3V \end{array}$		83		%
		P_{OUT} = 0.45W, f = 1kHz, Z_{SPK} = 8 Ω + 33 μ H, boost bypassed, 1/4 size output FETs		86		
Turn On Time		Time from EN active to Class-D amplifier on, SPK_SPEEDUP = 0, DSM_VOL_RMP_UP_BYP = 0		3.7	10	ms
Turn-On Time	t _{ON}	Time from EN active to Class-D amplifier on, SPK_SPEEDUP = 1, DSM_VOL_RMP_UP_BYP = 1		750		μs
BOOST CONVERTER						
Soft-Start Time	t _{STR}			1.4		ms
LX leakage current	I _{LX_LEAK}	T_A = +25°C, LX from 0V to 4.5V	-1	0	+1	μA
Startup Input Current Limit	ISTARTUP			0.5		A
Minimum Peak Input Current Limit	ILX_MIN	At minimum programmed setting		0		A
Maximum Peak Input	I _{LX_MAX}	Maximum usable programmed limit, 2.65V \leq V _{VBAT} \leq 2.85V		2.8		
Current Value	I _{LX_MAX}	Maximum usable programmed limit, 2.85V < $V_{VBAT} \le 5.5V$		4.1		- A
Input Current-Limit Step		From 1A to 4.1A		50		mA
Switching Frequency	f _{SW}	Speaker driving signal or skip mode disabled	2.1	2.3	2.5	MHz

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	fsw-skip	Quiescent speaker and skip mode enabled, Mode 1		58		
Skip-Mode Frequency	fsw-skip	Quiescent speaker and skip mode enabled, Mode 2		66		kHz
	fsw-skip	Quiescent speaker and skip mode enabled, Mode 3		340		
Efficiency	η _{BOOST}	I _{OUT} = 0.4A , V _{VBAT} = 4.3V		90		%
		Relative to LRCLK, BST_PHASE = 000		3		
Depart Clask Dhase	A	Relative to LRCLK, BST_PHASE = 001		71		0
Boost Clock Phase	Φ _{BOOST}	Relative to LRCLK, BST_PHASE = 010		140		
		Relative to LRCLK, BST_PHASE = 011		208		7
Outrack Vielde en	N/	Max setting, across specified V _{VBAT} operating range, boost on (not bypassed)	9.5	10	10.27	V
Output Voltage	V _{PVDD}	Min setting, across specified V _{VBAT} operating range, boost on (not bypassed)	6.3	6.5	6.7	V
Output Voltage Step Size			0.09	0.125	0.16	V
Absolute Output Voltage Accuracy		ENV_TRACKER_EN = 0, V _{VBAT} = 3.5V and 4.5V, BST_VOUT set to 6.5V, 8.5V, and 10V, relative to nominal	-3		+3	%
Relative Output Voltage Accuracy		ENV_TRACKER_EN = 0, V_{VBAT} = 3.5V to 4.5V, relative to V_{PVDD} at V_{VBAT} = 3.7V, any output voltage setting		±1		%
Boost Load Regulation		$0mA \le I_{LOAD} \le 1100mA. DC$		-3		%/A
Overvoltage Protection	OVP			10.5		V
DAC						
Gain Error				1		%
Full-Scale Output Voltage				2.16		Vpk
DAC / DIGITAL FILTER (Note 4)					
Valid Sample Rates	f _S		8		48	kHz
Deschard	f _{PLP}	Ripple < δ _P	0.45f _S			
Passband		Droop < 3dB	0.46f _S			Hz
Passband Ripple	δ _P	f < f _{PLP} , referenced to signal level at 1kHz	-0.1		+0.1	dB
Stopband	f _{SLP}	Attenuation > δ_S			0.49f _S	Hz
Stopband Attenuation	δ _S	f > f _{SLP}	75			dB

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		f = f _{PLP}		27		aamalaa
Group Delay		f = 1kHz		5		samples
DAC / DIGITAL DC BLOO	CKING FILTER (Note 4)				
Corner Frequency	f	f _S = 8kHz		0.312		- Hz
Comer Frequency	f _c	f _S = 48kHz		1.872		ΠZ
SPEAKER AMPLIFIER						
Output Offset Voltage	V _{OS}	T _A = +25°C, ZSPK = 8Ω + 33μH or 4Ω + 33μH, DRE_EN = 0	-3	±1	+3	mV
Olisk and Dan Laval	K	Peak voltage, A-weighted, 32 samples per second; digital audio inputs have zero-code input, $Z_{SPK} = 8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, out of software shutdown (EN changed from 0 to 1), AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled)		-63		
Click-and-Pop Level	K _{CP}	Peak voltage, A-weighted, 32 samples per second; digital audio inputs have zero-code input, $Z_{SPK} = 8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, into software shutdown (EN changed from 1 to 0), AMP_FET_SCALE_MODE = 00b (FET scaling enabled), BST_BYP_MODE = 00b (boost bypass enabled)		-66		- dBV
Dumantia Danas		LRCLK = 48kHz, 24 or 32 bits, -60dBFS 1kHz output signal, normalized to full- scale (THD+N = 1%), $Z_{SPK} = 8\Omega + 33\mu$ H, A-weighted, $T_A = +25^{\circ}$ C		117		- ID
Dynamic Range	DNR	LRCLK = 48kHz, 24 or 32 bits, -60dBFS 1kHz output signal, normalized to full- scale (THD+N = 1%), $Z_{SPK} = 8\Omega + 33\mu$ H, unweighted, $T_A = +25^{\circ}$ C		112		- dB
Output Noise	e _{Nd}	Z_{SPK} = 8Ω + 33µH or 4Ω + 33µH, DRE enabled, A-weighted		9		μV _{RMS}
Power-Supply Input Range	PVDD	Guaranteed by Class-D PSRR test	2.65		10	V

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$V_{VBAT} = 4.3V, f = 1kHz, THD+N \le 1\%, \\ I_{LIM} = 4.1A, Z_{SPK} = 8\Omega + 33\mu H$		5.1		
Output Power	Роит	$\label{eq:Vbat} \begin{split} V_{VBAT} = 4.3V, \ f = 1 \text{kHz}, \ \text{THD+N} \leq 1\%, \\ I_{LIM} = 4.1\text{A}, \ Z_{SPK} = 4\Omega + 33 \mu\text{H} \end{split}$		5.1		w
Output Fower	FOUT	$\label{eq:Vbat} \begin{split} V_{VBAT} = 4.3 V, \ f = 1 \text{kHz}, \ \text{THD+N} \leq 10\%, \\ I_{LIM} = 4.1 \text{A}, \ Z_{SPK} = 8\Omega + 33 \mu \text{H} \end{split}$		6.2		
		V _{VBAT} = 4.3V, f = 1kHz, THD+N ≤10%, I _{LIM} = 4.1A, Z _{SPK} = 4Ω + 33μH		6.2		
Total Harmonic	THD+N	f = 1kHz, P _{OUT} = 1W, Z _{SPK} = 8Ω + 33μH, T _A = +25°C		0.01		%
Distortion + Noise		f = 1kHz, P _{OUT} = 1.5W, Z _{SPK} = 4 Ω + 33 μ H, T _A = +25°C		0.01		70
Intermodulation Distortion	IMD	5.5kHz/6.5kHz, 1:1, $V_{OUT} = 2V_{pk}$, $Z_{SPK} = 8\Omega + 33\mu H$		79		dB
		Boost on, no input signal, Z _{SPK} = ∞, DC, V _{PVDD} = 6.5V to 10V		111		
		Boost on, no input signal, $Z_{SPK} = 8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 217Hz, V_{VBAT} ripple = 500m V_{PP}		113		
		Boost on, no input signal, $Z_{SPK} = 8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 1kHz, V_{VBAT} ripple = 500m V_{PP}		107		
VBAT Power-Supply	PSRR	Boost on, no input signal, $Z_{SPK} = 8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 10kHz, V_{VBAT} ripple = 500m V_{PP}		77		dB
Rejection Ratio (VBAT to Speaker Amplifier)	PSRR	Boost bypassed, no input signal, Z _{SPK} = ∞, DC, V _{VBAT} = 2.65V to 5.5V		89		
		Boost bypassed, no input signal, Z_{SPK} = $8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 217Hz, V_{VBAT} ripple = 500m V_{PP}		86		
		Boost bypassed, no input signal, Z_{SPK} = $8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 1kHz, V_{VBAT} ripple = 500m V_{PP}		85		
		Boost bypassed, no input signal, Z_{SPK} = $8\Omega + 33\mu$ H or $4\Omega + 33\mu$ H, AC, f = 10kHz, V_{VBAT} ripple = 500m V_{PP}		64		
DVDD Power-Supply Rejection Ratio (DVDD to Speaker Amplifier)	PSRR	No input signal, $Z_{SPK} = 8\Omega + 33\mu H \text{ or } 4\Omega$ + $33\mu H$, AC, f = 1kHz, V_{DVDD} ripple = 100mV _{PP}		90		dB
Output Switching	fa	48kHz related sample rates	640	646	670	
Frequency	fS	44.1kHz related sample rates		639		kHz

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Limit	I _{LIM}			4.5		A
Output Stage On- Resistance	R _{ON}	PMOS + NMOS (full H-bridge)	240	400	500	mΩ
Output Stage On- Resistance Matching		OUTP PMOS + OUTN NMOS vs. OUTP NMOS + OUTN PMOS		25		mΩ
Amplifier Short-Circuit Autorestart		Amplifier outputs exceed output current limit		100		μs
MEASUREMENT ADC		· ·				
Resolution				8		Bits
VBAT Measurement Voltage Range			2.65		5.5	V
VBAT Measurement		T _A = +25°C	-37.5		+37.5	mV
Accuracy		Across specified T _A range	-45		+45	
PVDD Measurement Voltage Range			6		11	V
PVDD Measurement Accuracy			-100		+100	mV
Temperature Measurement Accuracy		T _A = +25°C to +150°C		±8		°C
BROWNOUT-DETECTIO	N ENGINE (BD	E)				
BDE Gain Attack Delay Time to Gain Change		Measurement ADC sampling VBAT at 512kHz		7		μs
BDE Gain Attack Delay Time to Interrupt		Measurement ADC sampling VBAT at 512kHz		5		μs
DIGITAL I/O / INPUT-DI	N, BCLK, LRC	LK, MCLK, ICC, WDT				
Input Voltage High	VIH		0.7 x DVDD			V
Input Voltage Low	V _{IL}				0.3 x DVDD	V
Input Hysteresis	V _{hyst}			0.2 x DVDD		V
Input Leakage Current			-1		3.5	μA
Innut Conspitance	Curr	DIN, MCLK		3		~F
Input Capacitance	C _{IN}	BCLK, LRCLK, ICC		14		рF
DIGITAL I/O / INPUT-R	ESET, ADDR1,	ADDR2				
Input Voltage High	V _{IH}		0.7 x DVDD			V
Input Voltage Low	V _{IL}				0.3 x DVDD	V

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Leakage Current			-1		+1	μA
Input Capacitance	C _{IN}			3		pF
DIGITAL I/O / OUTPUT-	DOUT, BCLK, L					
Output Voltage High	V _{OH}	I _{OH} = 4mA, normal-drive mode	V _{DVDD} - 0.3			V
Output Voltage Low	V _{OL}	I _{OL} = 4mA, normal-drive mode			0.3	V
		Highest-drive mode		16		
Output Current		High-drive mode		12		
Output Current	I _{ОН}	Normal-drive mode		8		mA
		Reduced-drive mode		4		
DIGITAL I/O / INPUT-SE	A, SCL					
Input Voltage High	VIH		0.7 x V _{DVDD}			V
Input Voltage Low	V _{IL}				0.3 x V _{DVDD}	V
Input Hysteresis	V _{HYST}			200		mV
Input Capacitance	C _{IN}			10		pF
Input High Leakage Current		T _A = +25°C, input high	-1		+1	μA
Input Low Leakage Current		$T_A = +25^{\circ}C$, input low	-1		+1	μA
DIGITAL I/O / OUTPUT-	SDA, IRQ					
Output Low Voltage	V _{OL}	I _{SINK} = 4mA			0.4	V
Output High Leakage Current	I _{ОН}	T _A = +25°C	-1		+1	μA
PCM INTERFACE TIMINO	3					
LRCLK Frequency	flrclk		8		48	kHz
Maximum MDLL Source Clock Low-Frequency Jitter		Maximum allowable jitter before -20dBFS, 20kHz input has 1dB reduction in THD+N; RMS jitter ≤ 40kHz, DRE enabled		0.2		ns _{RMS}
Maximum MDLL Source Clock High-Frequency Jitter		Maximum allowable jitter before -60dBFS, 20kHz input has 1dB reduction in THD+N; RMS jitter > 40kHz, DRE enabled		1		ns _{RMS}
PCM INTERFACE TIMINO	G / MASTER MC	DDE—LRCLK, BCLK, DIN				
BCLK Inactive Edge to LRCLK Delay	^t CLKSYNC				25	ns

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIN to BCLK Active Edge Setup Time	^t SETUP		4			ns
DIN to BCLK Active Edge Hold Time	thold		4			ns
BCLK or LRCLK Rise and Fall Times	t _r , t _f	C_L = 30pF, normal-drive mode		5		ns
PCM INTERFACE TIMIN	G / SLAVE MOD	E—LRCLK, BCLK, DIN				
BCLK Cycle Time	^t BCLK		65			ns
BCLK Duty Cycle	DC		45		55	%
LRCLK to BCLK Active Edge Setup Time	^t SYNCSET		4			ns
LRCLK to BCLK Active Edge Hold Time	t _{SYNCHOLD}		4			ns
DIN to BCLK Active Edge Setup Time	^t SETUP		4			ns
DIN to BCLK Active Edge Hold Time	tHOLD		4			ns
PCM INTERFACE TIMIN	G / DOUT		·			
BCLK Inactive Edge to DOUT Delay	^t CLKTX				20	ns
BCLK Active Edge to DOUT Hi-Z Delay	t _{Hi-Z}		4		24	ns
BCLK Inactive Edge to DOUT Active Delay	t _{ACTV}		0		20	ns
PCM INTERFACE TIMIN	G / INTERCHIP (COMMUNICATION—ICC				
ICC to BCLK Active Edge Setup Time	^t SETUP		4			ns
ICC to BCLK Active Edge Hold Time	thold		4			ns
BCLK Inactive Edge to ICC Delay	^t CLKTX				20	ns
BCLK Active Edge to ICC Hi-Z Delay	t _{Hi-Z}		4		24	ns
BCLK Inactive Edge to ICC Active Delay	t _{ACTV}		0		20	ns
I ² C TIMING			·			•
Serial Clock Frequency	fSCL		0		1000	kHz

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Electrical Characteristics (continued)

 $(V_{VBAT} = 3.7V, V_{DVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 10V (BST_VOUT = 11100b), L_1 = 1\muH, C_{VBAT} = 10\muF + 0.1\muF + 10\muF, C_{PVDD} = 0.1\muF + 10\muF + 10\muF, C_{DVDD} = 0.1\muF, C_{VREFC} = 1\muF, R_{VREFC} = 30\Omega$, Amplifier Volume = +0dB (DSM_VOL_CTRL = 0xA0), $Z_{SPK} = \infty$ between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, PCM_MSTR_MODE = 00b, f_S = 48kHz, f_{BCLK} = 3.072MHz, BST_BYP_MODE = 00b (automatic), AMP_FET_SCALE_MODE = 00b (automatic), DSP_GLOBAL_EN = 0, T_A = T_{MIN} to T_{MAX}, typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Bus Free Time Between STOP and START Conditions	^t BUF		0.5			μs
Hold Time (Repeated) START Condition	^t HD,STA		0.26			μs
SCL Pulse-Width Low	t _{LOW}		0.5			μs
SCL Pulse-Width High	thigh		0.26			μs
Setup Time for a Repeated START Condition	^t su,sta		0.26			μs
Data Hold Time	^t HD,DAT		0		900	ns
Data Setup Time	^t SU,DAT		50			ns
SDA and SCL Receiving Rise Time	t _R	C _B in pF	20 + 0.1C _B		120	ns
SDA and SCL Receiving Fall Time	t _F	C _B in pF	20 + 0.1C _B		120	ns
SDA Transmitting Fall Time	t _F	V _{DVDD} = 1.71V	20		120	ns
Setup Time for STOP Condition	^t su,sto		0.26			μs
Bus Capacitance	CB				550	pF
Pulse Width of Suppressed Spike	t _{SP}		0		50	ns
RESET TIMING						
Minimum RESET Low	tRESET_LOW	Minimum low time for $\overline{\text{RESET}}$ to ensure device shutdown, T _A = +25°C (Note 3)		0.1	1	μs
Release from RESET	ti2C_READY	Time from rising edge of $\overline{\text{RESET}}$ to I ² C communication available, T _A = +25°C			0.9	ms

Note 2: Limits are 100% tested at $T_A = +25^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: Min/max limits are based bench data at $T_A = +25^{\circ}C$, are not guaranteed, and are for informational purpose only.

Note 4: Digital filter performance is invariant over temperature and production tested at T_A = +25°C.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



















Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Operating Characteristics (continued)



Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Pin Configuration

36 WLP



Pin Description

PIN	NAME	FUNCTION		TYPE
C1	VBAT	Battery Voltage Input. V _{BAT} supplies the boost converter and other analog circuit blocks. Bypass V _{BAT} to GND with C_{VBAT1} and C_{VBAT2} , and to PGND with C_{VBAT3} .	_	Supply
F3	DVDD	Digital Interface Logic Reference. Used for PCM interface, I^2C interface, and all digital I/O. In addition, powers the internal core supply regulator. Bypass to GND with $0.1\mu F$ capacitor.	_	Supply
D3, D4	GND	Analog and Digital Ground. Connect to common ground plane of the application.	_	Supply

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
A4, A5, B4	 A5, B4 PVDD <		_	Supply
A3, B3, C3, C4, C5	PGND	Power Ground. Grounding for the boost converter and Class-D amplifier. Connect all PGND bumps together as close as possible to the IC.	_	Supply
A1, A2, B1, B2	LX	Boost Inductor Switching Connection. LX is the drain of the boost switching MOSFET. Connect LX to the side of the inductor opposite VBAT. LX is internally connected to PVDD by the body diode of the boost high side switching MOSFET.	PVDD	Supply
F1	MCLK	Optional Master Clock Input. Connect a 6MHz, 11.2896MHz, 12MHz, or 12.288MHz clock. Internally pulled down to GND through a 1M Ω resistor.	DVDD	Digital Input
E1	BCLK	PCM Interface Bit Clock Input/Output. Internally pulled down to GND through a $1M\Omega$ resistor.	DVDD	Digital I/O
F2	LRCLK	PCM Interface Left-Right Clock Input/Output. LRCLK is the audio sample rate clock and determines whether audio data is routed to the left or right channel. In TDM mode, LRCLK is a frame sync pulse. Internally pulled down to GND through a $1M\Omega$ resistor.	DVDD	Digital I/O
D2	DIN	PCM Interface Data Input. Internally pulled down to GND through a $1M\Omega$ resistor.	DVDD	Digital I/O
E2	DOUT	PCM Interface Data Out	DVDD	Digital Output
F4	SDA	$I^2C\mbox{-}Compatible Serial\mbox{-}Data Input\mbox{-}Output. Connect a 1.5k\Omega pullup resistor to DVDD for full output swing.$	DVDD	Digital I/O (Open Drain)
F5	SCL	$I^2C\text{-}Compatible$ Serial-Clock Input. Connect a 1.5k Ω pullup resistor to DVDD for full output swing.	DVDD	Digital Input (Open Drain)
E6	IRQ	Interrupt Output. See the IRQ Pin Configuration section for details.	DVDD	Digital Output
E4	RESET	Hardware reset (active-low). Resets all digital portions of the device to default values.		Digital Input
E5	ADDR1	Address Select 1. Used to select I ² C slave address.	DVDD	Digital Input
C2	ADDR2	Address Select 2. Used to select I ² C slave address.	DVDD	Digital Input
F6	VREFC	Internal Bias. Connect to a 30Ω resistor in series with a 1µF capacitor to GND.	VBAT	Analog Output

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
E3	WDT	Watchdog Timer Input. WDT monitors the edge-to-edge period of an input watchdog timer signal. If the watchdog timer signal period is greater than the programmed timeout length then the audio path is disabled. Internally pulled down to GND through a $1M\Omega$ resistor.	DVDD	Digital Input
D1	ICC	nter-Chip Communication Data I/O. Optionally allows multiple devices to communicate with each other in order to provide a consistent brownout response. Internally pulled down to GND through a 1MΩ resistor.		Digital I/O
A6, B6	OUTP	Speaker Amplifier Positive Output	PVDD	Analog Output
C6, D6	OUTN	Speaker Amplifier Negative Output	PVDD	Analog Output
D5	VSNSN	Voltage Sense Negative Input. Connect to the negative terminal of the loudspeaker as close as possible.	PVDD	Analog Input
B5	VSNSP	Voltage Sense Positive Input. Connect to the positive terminal of the loudspeaker as close as possible.	PVDD	Analog Input

Functional Diagram

MAX98390



Detailed Description

The MAX98390 is a high-efficiency mono Class-D DSM smart amplifier that features an integrated boost converter, integrated Dynamic Speaker Mangement, and FET scaling for higher-efficiency at low output power.

The maximum boost converter output voltage is programmable from 6.5V to 10V in 0.125V increments from a battery voltage as low as 2.65V. The boost converter supports bypass mode for lower quiescent current and improved mid power efficiency as well as envelope tracking which automatically adjusts the output voltage for maximum efficiency. The boosted supply efficiently delivers up to 6.2W at 10% THD+N into a 4 Ω load.

Integrated IV sense and Dynamic Speaker Management allows louder, fuller audio while protecting the speaker against damage and improving sound quality.

The PCM interface supports I²S, left-justified, and 16-channel TDM formats as a slave or master device with I²C control. Either BCLK or MCLK can be used as the internal clock source providing system level flexibility.

Thermal and other status data can also be read from the I²C interface.

Patented active emissions limiting edge rate and overshoot control circuitry minimizes EMI and eliminates the need for output filtering found in traditional Class-D devices.

A flexible brownout-detection engine (BDE) can be programmed to initiate various current limiting, signal limiting and clip functions, based on battery voltage status. Threshold, hysteresis, and attack and release rates are programmable.

The IC is available in a 0.4mm pitch, 36-bump WLP package. It is specified over the extended -40°C to +85°C temperature range.

Integrated Dynamic Speaker Management (DSM)

Integrated DSM increases the loudness (sound pressure level or SPL) and bass response to maximize the performance of the audio subsystem with industry leading efficiency. DSM senses the voltage and current at the speaker and uses patented Maxim algorithms to unlock the full potential of the speaker. The DSM Path is enabled by setting DSP_GLOBAL_EN to 1.



Figure 1. DSM Path

DSM Sound Studio

For more information on tuning DSM and programming DSM registers, see the *DSM Sound Studio* software that is included with the MAX98390 Evaluation System.

Thermal and Excursion Protection

By protecting speakers against overheating and over-excursion, DSM delivers twice the loudness and significantly deeper bass response.

DSMs thermal and excursion protection use the current and voltage feedback to monitor the speaker and ensure that the speaker is protected against damage.

DSM actively measures the speaker's load current and voltage and compares this against its DC resistance at a known temperature. The temperature coefficient of copper is then used to calculate speaker coil temperature. This ensures that the maximum power handling of a speaker can be utilized while not being exceeded.

Excursion is defined as the distance the diaphragm of the speaker moves during playback. If the diaphragm moves too far, this can lead to speaker damage. The DSM algorithm protects against over-excursion ensuring that the speaker

never exceeds its excursion limit.

Thermal protection is enabled by setting THERMAL_PROT_EN = 1.

Excursion protection is enabled by setting EXCURSION_PROT_EN = 1.

Low-Frequency Extension

DSM's ability to protect against overheating and over-excursion enables DSM to significantly extend a speakers bass response below the resonant frequency.

Low-frequency extension is enabled by setting BASS_EXT_EN = 1.

Perceptual Power Reduction (PPR)

Maxim's patented PPR increases system efficiency by 10% to 25% (depending on audio content and speaker design) with no loss to audio fidelity. The PPR algorithm leverages the knowledge of the speaker response and human hearing response (also known as "equal loudness contour"). Using this information, the DSM algorithm is able to apply a dynamic, adaptive algorithm to filter the content that either the speaker cannot reproduce or that the listener cannot hear. For additional power savings in low-power modes, increasing the aggressiveness of PPR further decreases power consumption with a slight impact to audio fidelity.

PPR is enabled by setting PPR_EN = 1.

Stereo Bass Management

In a stereo system, lower frequencies are sent to both channels to maximize bass response while maintaining a stereo image in mid and high frequencies. Stereo bass management ensures that the phase shift due to left vs. right highpass filters do not result in cancelling frequencies.

Stereo bass management is enabled by setting STEREO_BASS_EN to 1.

Note that when DSP_GLOBAL_EN = 0 and EN = 1, STEREO_BASS_EN must not be set to 1.

Debuzzer

Some speaker designs can produce an audible buzz at higher output levels. The debuzzer maximizes the SPL that the speaker can deliver without buzzing.

The debuzzer is enabled by setting DEBUZZER_EN = 1.

Dynamic Range Compression

Dynamic range compression attenuates loud signals and amplifies low signals. This ensures that the listener is not jarred by loud sounds like guns firing or blaring advertisements while still being able to hear softer sounds like footsteps or a quiet voice.

Dynamic range compression is enabled by setting WBDRC_EN = 1.

Note that RMS signal levels for compression thresholds (DRC_COMP_THRESH), noise gate thresholds (DRC_NG_THRESH), attack time (DRC_ATK), and release time (DRC_RLS) are continually approximated. The approximated RMS values for threshold levels may vary by up to ±1 dB from the expected RMS value at 1kHz. The variation of the approximated RMS value increases as the input frequency decreases and/or the amplitude decreases. Furthermore, attack and release times can vary depending on dynamics and frequency content of the input signal.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Equalizer

The DSM path features eight individually programmable digital biquad filters.

The coefficients should be programmed before the equalizers are enabled. The transfer function for each band is defined as:

$$H(z) = \frac{B_0 + B_1 z^{-1} + B_2 z^{-2}}{1 + A_1 z^{-1} + A_2 z^{-2}}$$

The coefficients are stored using a two's complement format where the first 4 bits (DSM_EQ_BQy_Bz[23:20]) are the integer portion and the next 20 bits (DSM_EQ_BQy_Bz[19:0]) are the fractional portion (which results in an approximate +8 to -8 range for each coefficient).

For example, if the sample rate is 48kHz, a 1kHz highpass filter with a Q of 0.707 could be implemented in biquad number 5 with the coefficients in <u>Table 1</u>.

Table 1. Coefficients for 1kHz Highpass Filter

COEFFICIENT NAME	COEFFICIENT VALUE (dec)	DSM_EQ_BQ5_Bn[23:16] (hex)	DSM_EQ_BQ5_Bn[15:8] (hex)	DSM_EQ_BQ5_Bn[7:0] (hex)
B ₀	0.911575317	0E	95	D0
B ₁	-1.823149681	E2	D4	61
B ₂	0.911575317	0E	95	D0
A ₁	-1.815318108	E2	F4	75
A ₂	0.830982208	0D	4B	B4

To read and write EQ registers, both EN and SPK_EN must be 0.

The EQ section is enabled by setting EQ8_EN to 1.

When enabled, all eight biquads are active. If a filter is not used, its coefficients should be programmed to:

- DSM_EQ_BQm_B0 = 0x100000
- DSM_EQ_BQm_B1 = 0x000000
- DSM_EQ_BQm_B2 = 0x000000
- DSM_EQ_BQm_A1 = 0x000000
- DSM_EQ_BQm_A2 = 0x000000

Reading and Writing DSM Registers

Both EN and SPK_EN must be 0 when reading and writing to register addresses 0x2100 to 0x23F3.

When writing to any of the three byte coefficients like the equalizer, the bytes must be written consecutively starting from [7:0], then [15:8], and [23:16] last. For example, to program DSM_EQ_BQ1_B2, follow these steps:

- 1. Write to DSM_EQ_BQ1_B2[7:0] (address 0x2131)
- 2. Write to DSM_EQ_BQ1_B2[15:8] (address 0x2132)
- 3. Write to DSM_EQ_BQ1_B2[23:16] (address 0x2133)

Note that the three byte coefficients are not initialized at power-on so they must be configured by the host whenever power is applied.
Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Interrupts

The device supports programmable interrupts for sending feedback to the host about events that have occurred on-chip. If IRQ_EN is 1, interrupts are output on the IRQ pin.

Each interrupt source has the following bits:

- *_RAW—Raw signal which is only high for as long as the source of the interrupt exists. For example, BOOSTCURRLIM_RAW is high while a short circuit is detected at the boost output. Note that a high state can be difficult to catch with an I²C read. This bit is included for diagnostic purposes and is not expected to be read in normal use. This bit is read-only.
- *_STATE—Set to 1 whenever a rising edge occurs on the associated *_RAW bit. For example, BOOSTCURRLIM_STATE goes high when a short circuit is initially detected at the boost output. It stays high until BOOSTCURRLIM_CLR or a power-on reset (for example when RST is set to 1) is asserted. This bit is read-only.
- *_FLAG—Maskable version of *_STATE. The *_FLAG bits from all interrupt sources are ORed together to generate IRQ. This bit is read-only.
- *_EN—Enable (unmask) bit for *_FLAG. This bit is read/write.
- *_CLR—Clears *_STATE and *_FLAG by writing a 1. Writing a 0 has no effect. This bit is write only.



Figure 2. Interrupt Logic

IRQ Pin Configuration

IRQ_MODE controls the drive mode of IRQ. If IRQ_MODE is 0, the pin acts as an open-drained output and requires an external pullup resistor. If IRQ_MODE is 1, IRQ acts as a CMOS output.

IRQ_POL controls the polarity of IRQ. When IRQ_POL is 0, IRQ is low when any of the interrupt FLAG bits are high (i.e., active-low). When IRQ_POL is 1, IRQ is high when any of the interrupt FLAG bits are high (i.e., active-high).

Interrupt Sources

Table 2 lists the possible interrupt sources. For more information, see the Register Details.

Table 2. Interrupt Sources

NAME	DESCRIPTION
Thermal Shutdown Start Event	Indicates when the thermal-shutdown threshold has been exceeded.
Thermal Shutdown End Event	Indicates that the die temperature was previously above the thermal-shutdown threshold and has now dropped below the thermal-shutdown threshold minus the hysteresis setting.
Thermal Warning Start Event	Indicates when the thermal-warning threshold has been exceeded.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Table 2. Interrupt Sources (continued)

NAME	DESCRIPTION
Thermal Warning End Event	Indicates that the die temperature was previously above the thermal-warning threshold and has now dropped below the thermal-warning threshold minus the hysteresis setting.
BDE Level 4 Event	Indicates that the BDE has transitioned into level 4.
BDE Level Change Event	Indicates that the BDE has transitioned between thresholds.
BDE Active Start Event	Indicates that the BDE is active.
BDE Active End Event	Indicates that the BDE is no longer active.
Boost UVLO Event	Indicates that the boost output has dropped below the minimum allowed voltage.
Speaker Overcurrent Event	Indicates that the speaker amplifier current limit has been exceeded.
Power Up Fail Event	Indicates when the device has not successfully completed power-up.
Power Up Done Event	Indicates when the device has completed power-up successfully.
Power Down Done Event	Indicates when the device has completed power-down.
Boost Input Current Limit Event	Indicates that the boost input current limit has been reached.
Watchdog Fail Event	Indicates that the watchdog timer has expired.
Watchdog Warning Event	Indicates that the software mode watchdog timer has exceeded 75%.
Data Monitor Event	Indicates that the data monitor has detected DC in the input signal.
Frame Error Recovery Event	Indicates that the device has recovered from a frame error.
Frame Error Event	Indicates that the ratio of BCLKs to LRCLKs does not match the PCM_BSEL/MSEL setting.
LRCLK Rate Error Recovery Event	Indicates that the device has recovered from a LRCLK rate error.
LRCLK Rate Error Event	Indicates that the LRCLK rate does not match the SPK_SR setting.
BCLK Rate Error Recovery Event	Indicates that the device has recovered from a BCLK rate error.
BCLK Rate Error Event	Indicates that the BCLK rate does not match the SPK_SR and PCM_xSEL settings.

Boost Converter

The device features a boost converter that increases the supply voltage from VBAT to generate PVDD, which powers the Class-D amplifier. The boost converter output voltage is programmable and can be set in a range from 6.5V to 10V in 0.125V increments, using the BST_VOUT register. The boost converter output voltage should only be programmed when the device is in software shutdown.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 3. Boost Converter Block Diagram

Soft-Start

The device features a soft-start sequence to minimize inrush current and voltage overshoot on power-up. In shutdown, VBAT is connected to PVDD through a diode that charges PVDD to approximately 700mV below VBAT. When the IC is enabled, the soft-start ramps PVDD to its final value in a fixed time while maintaining a current limit of I_{STARTUP} (see the <u>Electrical Characteristics</u> table). Maximum load current is available after the soft-start is completed.

For $C_{PVDD} \le 100\mu$ F, the default soft-start time of approximately t_{STR} should be expected. If $C_{PVDD} > 100\mu$ F, the soft-start time should be increased to approximately 12ms by setting BST_SLOWSTART to 1. This extra time is necessary to allow the boost output to reach the final output value without the sudden inrush-current spike that would otherwise occur after t_{STR} .

Boost Output Undervoltage Lockout

The boost output undervoltage-lockout circuit compares the voltage at PVDD to VBAT to ensure that PVDD is high enough for the boost converter LX to PVDD FET to be turned on. If the voltage is insufficient, the undervoltage-lockout circuit causes the speaker output to become Hi-Z.

Boost Overvoltage Protection

The boost overvoltage protection circuit is activated when V_{PVDD} exceeds 10.5V. The circuit activates an internal 100 Ω pulldown resistor on PVDD to prevent V_{PVDD} from exceeding the absolute maximum rating on PVDD.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Programmable Boost Input Current Limit

The boost input current limit can be programmed using BST_ILIM to 0A, 0.5A, and between 1A to 4.1A in 50mA steps.

Note that BST_ILIM settings above 2.8A can be used only when V_{VBAT} is greater than 2.85V. If V_{VBAT} is likely to fall to less than 2.85V, the brownout-detection engine (BDE) can be used to automatically configure the BST_ILIM to a setting of 2.8A or lower.

Also note that boost input current limit does not function during boost-bypass mode.

Boost-Clock Phase

The phase of the boost converter can be altered to avoid overloading the supply when two or more devices are drawing heavy load current. When two or more devices are used, heavy loads can overload the supply source if the boost converters are switching in phase. The boost switching frequency can be phase shifted with respect to LRCLK to reduce the peak current draw from the supply source. There are four phase settings controlled by BST_PHASE.

Boost-Skip Mode

The device features different boost-skip modes (selectable with BST_SKIPLOAD) to achieve reduced power consumption from the boost converter block. When a skip mode is enabled, the boost converter switching frequency is reduced when no boost load current is needed. The reduced switching frequency greatly reduces the boost's idle power consumption.

There are two different boost-skip modes that can be chosen with varying levels of power consumption. Skip mode can also be disabled at the cost of increased idle power consumption.

Supplying PVDD Externally

The speaker amplifier can be directly powered at PVDD with an external supply in the range of 6.5V to 10V. Powering the speaker amplifier externally bypasses the boost converter and its associated losses.

To supply PVDD externally:

- 1. Depopulate the boost converter inductor (optional)
- 2. Apply V_{VBAT} and V_{DVDD}
- 3. Set V_{PVDD} to the same voltage as V_{VBAT}
- Load desired register settings (these settings should include BST_BYP_MODE = 0x02 and EXT_PVDD_EN = 0x01)
- 5. Set EN = 1
- 6. Ramp V_{PVDD} from V_{VBAT} to 10V (or desired voltage) with > 1.5ms rise time

To exit external PVDD mode:

- 1. Ramp V_{PVDD} from 10V down to V_{VBAT} with > 1.5ms fall time
- 2. Set EN = 0

Boost Envelope Tracker

The boost envelope tracker can dynamically adjust the boost output voltage according to the amplifier output's signal swing requirements in order to maximize efficiency.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 4. Boost Envelope Tracker

The envelope tracker monitors the input data to the DSP signal path using a peak-detect circuit. The envelope tracker is aware of the path gain and therefore knows the peak output signal from the device based on the input data it is monitoring. Using this information and accounting for the headroom programmed in ENV_TRACKER_BST_VOUT_HEADROOM, the envelope tracker can override the programmed value for the boost converter to use a lower voltage setting. The minimum voltage the envelope tracker can set the boost output is 6.5V, while the maximum voltage is defined by the BST_VOUT setting.

When the envelope tracker detects a fall in the output signal level, it first waits for the hold period as controlled by ENV_TRACKER_HOLD_TIME. If the output signal remains low enough for the boost output to be lowered, it is lowered at the release rate defined by ENV_TRACKER_RLS_RATE and ENV_TRACKER_RLS_RATE_SCALE. When the envelope tracker detects a rise in the output signal level that requires a rise in the boost output voltage, it immediately ramps up the boost converter output at the fastest possible attack rate.

The envelope tracker is enabled using ENV_TRACKER_EN. When enabled, the target boost output voltage setting current requested by the envelope tracker can be readback using ENV_TRACKER_BST_VOUT_RD.

Automatic Boost Bypass

Boost-bypass mode can dynamically turn off the boost according to the amplifier output's signal swing requirements in order to maximize efficiency.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 5. Boost Bypass

Automatic boost bypass monitors the input data to the DSP signal path using a peak-detect circuit. Automatic boost bypass is aware of the path gain and therefore knows the peak output signal from the device based on the input data it is monitoring. Using this information and accounting for the headroom programmed in BST_BYP_HEADROOM, the boost converter can automatically enter bypass mode to save power. In bypass mode, the boost stops switching and internally shorts VBAT to PVDD. While in bypass mode, boost output undervoltage lockout is disabled.

If the Class-D amplifier's output amplitude falls below the boost-bypass threshold for the hold period as controlled by BST_BYP_HOLD_TIME, the boost enters bypass mode. When the output amplitude rises above the boost-bypass threshold, the boost converter automatically turns on to support the higher output amplitude.

The boost-bypass threshold changes along with the battery voltage and is defined by V_{VBAT} minus the boost-bypass headroom. The boost-bypass headroom is controlled by the BST_BYP_HEADROOM register.

To enable automatic boost bypass, set the BST_BYP_MODE register to 00b or 11b. To disable automatic boost bypass and force the boost on while the amplifier is enabled, set BST_BYP_MODE to 10b. To force the boost into bypass mode regardless of the Class-D amplifier's output amplitude, set BST_BYP_MODE to 01b.

While BST_BYP_MODE is set to 00b or 11b, the measurement ADC is forced to a high rate so that the boost-bypass block can respond quickly to rapidly changing VBAT levels. The registers below are internally overridden with the values shown. The host can still read and write these registers, but the values are ignored.

- MEAS_ADC_BASE_DIV = 0x0023 (Measurement ADC sample rate = 12.288MHz/(35 + 1) = 341kHz)
- MEAS_ADC_CH0_EN = 1 (Measurement ADC V_{VBAT} channel enable)
- MEAS_ADC_CH0_DIV = 0x00 (Measurement ADC battery voltage sample rate = 341kHz/(0 + 1) = 341kHz)
- MEAS_ADC_CH2_DIV = 0x07 (Measurement ADC temperature sample rate = 341kHz/(7 + 1) = 42kHz)

Also, while BST_BYP MODE is set to 00b or 11b, the boost-bypass block internally bypasses the measurement ADC V_{VBAT} channel filter for fast response times. The MEAS_ADC_CH0_FILT_EN register still controls whether the BDE block and MEAS_ADC_CH0_DATA register contains filtered or unfiltered V_{VBAT} data.

Notes:

- Do not disable the measurement ADC while in boost-bypass mode.
- Soft-start and I_{STARTUP} do not apply when the boost turns on due to automatic boost bypass.
- The speed at which the boost voltage rises is proportional to the boost input current limit set by BST_ILIM or the BDE. If the boost voltage does not rise quickly enough, momentary output clipping can occur. Also see the <u>Delay for</u> <u>Envelope Tracker and Automatic Boost Bypass</u> section.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Delay for Envelope Tracker and Automatic Boost Bypass

To avoid the potential for clipping the output signal as the boost output rises, there is a programmable delay in the signal path controlled by ENV_BYP_DELAY. This allows the boost converter time to increase the output voltage before it is required to output larger signals. <u>Table 3</u> shows the recommended settings for each sample rate to guarantee no clipping assuming the worst-case rise (6.5V to 10V) at the minimum boost input current-limit setting (1A) and the specified 10μ F + 10μ F + 0.1μ F PVDD output capacitors shown in the <u>Recommended External Components</u> section. Higher current-limit settings mean faster response for the boost converter, so smaller delay settings can be used. Higher output capacitance (up to a maximum of 100μ F) means slower response for the boost converter, so larger delay settings should be used. If using a boost output capacitance greater than 100μ F, the envelope tracker should be disabled.

Table 3. Recommended Delay Settings

SAMPLE RATE (kHz)	RECOMMENDED DELAY
8 to 11.025	1 sample
16 to 24	2 samples
32 to 48	4 samples

Host Fault Handling

The device has several methods of detecting a host fault and preventing unwanted signals from being passed to the amplifier output.

Clock Monitor

In PCM slave mode, the clock monitor can disable the device if BCLK and LRCLK inputs are invalid. The clock monitor is enabled by setting CMON_EN to 1.

Note that it is not valid to enable the clock monitor (CMON_EN = 1) while the PCM interface is in master mode (PCM_MSTR_MODE = 11). The clock monitor should only be used while in slave mode.

If SPK_EN, IVADC_I_EN, and IVADC_V_EN are all 0, or if EN is 0, then the clock monitor is not enabled and does not generate interrupts regardless of the state of CMON_EN.

The clock monitor can respond to a loss and reapplication of clock in two ways:

- When CMON_AUTORESTART_EN is set to 0 and a clock error is detected, it generates an interrupt (BCLK_ERR_*, LRCLK_ERR_*, or FRAME_ERR_*) and disables the device by setting EN to 0. The host is required to write EN to 1 to restart the device. A *_RECOVER_* interrupt is NOT generated when a valid clock is reapplied.
- 2. When CMON_AUTORESTART_EN is set to 1 and a clock error is detected, it generates an interrupt (BCLK_ERR_*, LRCLK_ERR_*, or FRAME_ERR_*) and disables the device internally. When a valid clock is re-applied, it generates an interrupt (BCLK_RECOVER_*, LRCLK_RECOVER_*, or FRAME_RECOVER_*) and the device restarts automatically. The value of EN remains 1 throughout.

For best pop performance, DIN should be 0 when clocks are stopped or started.

BCLK and LRCLK Rate Detection

When the clock monitor is enabled, BCLK and LRCLK frequencies are compared against the frequency set by the combination of PCM_BSEL (or PCM_MSEL) and SPK_SR.

Clock rate errors are counted when BCLK or LRCLK frequencies stray from the programmed value.

CMON_ERRTOL sets the number of consecutive LRCLK periods with either BCLK or LRCLK rate errors before the device is disabled and an interrupt is generated. If CMON_AUTORESTART_EN = 1, CMON_ERRTOL also sets the number of consecutive frames with no errors needed for automatic restart to occur.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 6. Clock Monitor LRCLK Rate Error Example with CMON_ERRTOL = 0x1

PCM Framing Error Detection

When the clock monitor is enabled, the number of BCLK periods per LRCLK period are compared against the quantity set by PCM_BSEL (or PCM_MSEL).

CMON_BSELTOL sets the number of consecutive errors before the device is disabled and an interrupt is generated. If CMON_AUTORESTART_EN = 1, CMON_BSELTOL also sets the number of consecutive frames with no errors needed for automatic restart to occur.



Figure 7. Clock Monitor Framing Error Example in TDM Mode with PCM_BSEL = 0x6 (128 BCLKs per LRCLK) and CMON_BSELTOL = 0x0

Input Data Monitor

The device provides an optional input data monitor that is enabled by setting DMON_MAG_EN to 1 for the data magnitude monitor or DMON_STUCK_EN to 1 for the data stuck monitor. While enabled, the data monitor is active while EN is 1. The block monitors the audio input and automatically enters software shutdown if a data magnitude or data stuck error is detected. When a data error is detected, a DMON_ERR_* interrupt is generated, the device goes into software shutdown, and EN is cleared to 0.

A data magnitude error is detected if the signal magnitude (positive or negative) is above the threshold set by DMON_MAG_THRESH for longer than the time defined by the DMON_DURATION register.

A data stuck error is detected if the signal repeats a fixed value with a magnitude (positive or negative) that is above the threshold set by DMON_STUCK_THRESH for longer than the time defined by the DMON_DURATION register.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 8. Data Stuck Error Example



Figure 9. Data Magnitude Error Example

Watchdog Timer

The device features a watchdog timer to protect the speaker in the event the host suffers a critical failure and is unresponsive. The watchdog timer supports two modes, hardware or software, controlled by WDT_MODE.

Software Mode

When WDT_MODE is set to 0, the watchdog timer is in software mode. When enabled, the watchdog timer must be continually reset by the host for the audio path to remain active.

The watchdog-timer-reset event is triggered by writing the value 0xE9 to WDT_SW_RESET. Four timeout periods are available, controlled by WDT_TO_SEL: 100ms, 500ms, 1000ms, and 2000ms. The software watchdog generates a warning interrupt (WATCHDOGWARN_*) when the internal counter is at approximately 75%. This can be used by

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

software to enable an event-driven reset, rather than having to run an internal counter of its own.

If the host does not reset the watchdog timer before the timeout period expires, the device goes into the softwareshutdown state and generates an interrupt (WATCHDOGFAIL_*). In addition, if the host writes any value other than 0xE9 to the WDT_SW_RST register, the device immediately goes into software shutdown and generates a WATCHDOGFAIL_* interrupt.

To reactivate the audio path after a software watchdog-timeout event, reset the watchdog timer and set EN to 1.

The watchdog-timer function is enabled and disabled using WDT_EN.

Hardware Mode

When WDT_MODE is set to 1, the watchdog timer is in hardware mode. When enabled, the watchdog timer monitors the edge-to-edge period of the signal at the WDT pin.

Four timeout periods are available, controlled by WDT_TO_SEL: 5ms, 10ms, 35ms, and 50ms. The hardware watchdog generates a warning interrupt (WATCHDOGWARN_*) when the internal counter is at approximately 75%. If the period of the watchdog-timer signal exceeds the watchdog-timer-period setting, the device goes into the software-shutdown state and generates an interrupt (WATCHDOGFAIL_*).

To reactivate the audio path after a hardware-watchdog-timeout event, the host must provide a valid watchdog-timer signal input OR disable the watchdog circuit AND set EN to 1.

The watchdog timer function is enabled and disabled using WDT_EN.



Figure 10. Watchdog Timer Period

PCM Interface

PCM Master/Slave Modes and MCLK

The PCM_MSTR_MODE bitfield configures the PCM interface for slave or master mode.

In slave mode, BCLK and LRCLK are supplied by the host and PCM_CLK_SOURCE determines whether MCLK or BCLK is used to derive internal clocks.

In master mode, the host provides a clock to MCLK. The device uses this to derive BCLK and LRCLK and supplies these to the host. If the PCM interface is configured for master mode, MCLK must be provided and the PCM_MCLK_RATE register configured to match the frequency of MCLK. If the PCM interface is in slave mode and PCM_CLK_SOURCE is set to 0, PCM_MCLK_RATE is ignored. In order to ensure phase alignment, any slave MAX98390 devices connected to the master should be powered up and fully configured along with CMON_AUTORESTART_EN set to 1 before the master is enabled. PCM_CLK_SOURCE must be set to 1 in master mode.

Table 4 shows when the PCM output clocks are enabled.

1

Enabled

Enabled

PCM_RX_CHm_EN OR PCM_TX_CHm_EN PCM_MSTR_MODE[1:0] BCLK LRCLK EN 0 Hi-Z Hi-Z 0 Device disabled 1 0 Hi-Z Hi-Z Interface disabled 1 1 00 Hi-Z Hi-Z

Table 4. PCM Output Clock Control

1

Interface Formats—All Modes

The PCM interface supports slave and master mode I²S, left-justified, and TDM data. The operating mode is selected by the PCM FORMAT register.

11

Data is clocked in and out with BCLK. The PCM BCLKEDGE bit selects either the rising or falling edge of BCLK as active for clocking data in and out on DIN and DOUT respectively.

LRCLK delimits data frames. The PCM CHANSEL bit selects whether a rising edge on LRCLK or a falling edge on LRCLK is active, indicating the start of a frame. The LRCLK active edge always aligns with a BCLK inactive edge.

The SPK SR register sets the frequency of LRCLK and the sample rate of the Class-D amplifier path.

PCM Clock Ratio Configuration

The BCLK rate is the PCM interface sample rate (SPK_SR) multiplied by the BCLKs per LRCLK (PCM_BSEL). The BCLK rate must not exceed 1/t_{BCLK} (see the *Electrical Characteristics* section).

The device supports a range of BCLK to LRCLK clock ratios ranging from 32 to 512. In slave mode with PCM CLK SOURCE = 0, PCM BSEL must be set by the host to match the number of BCLKs per LRCLK being sent. In master mode, or slave mode with PCM CLK SOURCE = 1, PCM MSEL sets the number of BCLKs per LRCLK.

Table 5. PCM MSTR MODE and PCM CLK SOURCE Configuration

PCM_MSTR_MODE	PCM_CLK_SOURCE	MASTER OR SLAVE MODE	INTERNAL CLOCKS DERIVED FROM	BCLKs PER LRCLK SET BY
00	0	Slave	BCLK	PCM_BSEL
00	1	Slave	MCLK	PCM_MSEL
11	1	Master	MCLK	PCM_MSEL
11	1	Reserved	Reserved	Reserved
01 or 10	х	Reserved	Reserved	Reserved

Table 6, Table 7, Table 8, and Table 9 show the supported BCLKs per LRCLK settings for given SPK SR settings.

NOTES

Slave mode

Master mode

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

		0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	PCM_BSEL [3:0] (bin)
		32	48	64	96	128	192	256	320	384	512	BCLKs PER LRCLK
0000	8	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0001	11.025	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0010	12	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0011	16	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0100	22.05	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0101	24	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0110	32	Y	Y	Y	Y	Y	Y	Y	Y	Y	Ν	
0111	44.1	Y	Y	Y	Y	Y	Y	Y	Y	N	Ν	
1000	48	Y	Y	Y	Y	Y	Y	Y	Y	N	Ν	
SPK_SR [3:0] (bin)	PCM INTERFACE SAMPLE RATE (LRCLK) (kHz)			•	•					•		

Table 6. Supported Clock Settings in Slave Mode with PCM_CLK_SOURCE = 0

Table 7. Supported Clock Settings in Master Mode or Slave Mode with PCM_CLK_SOURCE = 1 and MCLK = 12.0000MHz

MCLK Rate: 12.0000MHz		0010	0011	0100	0101	0110	0111	1000	1010	1011	PCM_MSEL [3:0] (bin)
MC			48	64	96	128	192	256	384	512	BCLKs PER LRCLK
0000	8	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0001	11.025	Y	N	Y	N	Y	N	Y	N	Y	
0010	12	Y	N	Y	N	Y	N	Y	N	Y	
0011	16	Y	Y	Y	Y	Y	Y	Y	Y	N	
0100	22.05	Y	N	Y	N	Y	N	Y	N	N	
0101	24	Y	N	Y	N	Y	N	Y	N	N	
0110	32	Y	Y	Y	Y	Y	Y	N	N	N	
0111	44.1	Y	N	Y	N	Y	N	N	N	N	
1000 48		Y	N	Y	N	Y	N	N	N	N	
SPK_SR [3:0] (bin)	PCM INTERFACE SAMPLE RATE (LRCLK) (kHz)				•		•	•			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

PCM_MSEL 0101 0010 0011 0100 0110 0111 1000 1010 1011 [3:0] (bin) MCLK Rate: 11.2896MHz **BCLKs PER** 96 192 256 384 512 32 48 64 128 LRCLK Ν Ν Ν Ν Ν 0000 8 Ν Ν Ν Ν 0001 11.025 Y Υ Υ Υ Υ Υ Υ Y Y 0010 12 Ν Ν Ν Ν Ν Ν Ν Ν Ν 0011 16 Ν Ν Ν Ν Ν Ν Ν N Ν 0100 22.05 Y Y Υ Υ Y Y Y Ν Ν 0101 24 Ν Ν Ν Ν Ν Ν Y Ν Ν 0110 32 Ν Ν Ν Ν Ν Ν Ν Ν Ν Y Y Y Y Y 0111 44.1 Ν Ν Ν Ν 1000 48 Ν Ν Ν Ν Ν Ν Ν Ν Ν SPK SR PCM INTERFACE SAMPLE [3:0] (bin) RATE (LRCLK) (kHz)

Table 8. Supported Clock Settings in Master Mode or Slave Mode with PCM_CLK_SOURCE = 1 and MCLK = 11.2896MHz

Table 9. Supported Clock Settings in Master Mode or Slave Mode withPCM CLK SOURCE = 1 and MCLK = 12.2880MHz

		0010	0011	0100	0101	0110	0111	1000	1010	1011	PCM_MSEL [3:0] (bin)
	MCLK Rate: 12.288MHz		48	64	96	128	192	256	384	512	BCLKs PER LRCLK
0000	8	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0001	11.025	N	N	N	N	N	N	N	N	N	
0010	12	Y	Y	Y	Y	Y	Y	Y	Y	Y	
0011	16	Y	Y	Y	Y	Y	Y	Y	Y	N	
0100	22.05	N	N	N	N	N	N	N	N	N	
0101	24	Y	Y	Y	Y	Y	Y	Y	N	N	
0110	32	Y	Y	Y	Y	Y	Y	N	N	N	
0111	44.1	N	N	N	N	N	N	N	N	N	
1000 48		Y	Y	Y	Y	Y	N	N	N	N	
SPK_SR [3:0] (bin)	PCM INTERFACE SAMPLE RATE (LRCLK) (kHz)							•			

I²S and Left-Justified Modes

I²S and left-justified formats support two channels. LRCLK duty cycle is 50%. Channel 0 starts after the active LRCLK edge and channel 1 starts after the inactive edge.

The BCLK to LRCLK ratio (PCM_BSEL or PCM_MSEL) must be configured to be twice the desired channel length. The data word size is configurable to 16-, 24-, or 32-bits in length (PCM_CHANSZ), but must be programmed to be less than or equal to the channel length. If the resulting channel length exceeds the configured data word size, then the data input LSBs are truncated and the data output LSBs are padded with either zero or Hi-Z data based on the PCM_TX_CHm_HIZ

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

setting. The PCM_TX_HIZ bit must be set to 0 in non-TDM modes.

In I²S mode, the MSB of the audio word is latched on the second active BCLK edge after an LRCLK transition. In leftjustified mode, the MSB of the audio word is latched on the first active BCLK edge after an LRCLK transition.

	STAND	ARD I ²	SMODE		
LRCLK	 SLOT 0 (LEFT)		SLOT 1 (RIGHT)		
DOUT	 15) 14) 13) 12) 11) 10) 9) 8) 7) 6) 5) 4) 3) 2) 1) 0) PAD BIT	S	15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0/	PAD BITS	(15)(14)
BCLK					
DIN	15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0		15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0	///////	15 14

Figure 11. I²S Mode

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

		LEFT-JUSTIFI	ED MODE	
LRCLK	CHANNEL 0 (LEFT)		CHANNEL 1 (RIGHT)	
	\15\14\13\12\11\10\9\8\7\6\5\4\3\2\1\0\	PAD BITS) 15) 14) 13) 12) 11) 10) 9) 8) 7) 6) 5) 4) 3) 2) 1) 0) PAD B	BITS (15)(14)(13)
BCLK				
	15 / 14 / 13 / 12 / 11 / 10 / 9 / 8 / 7 / 6 / 5 / 4 / 3 / 2 / 1 / 0 /		215)14)13)12)11)10)9)8)7)6)5)4)3)2)1)0	15 (14) 13
		-JUSTIFIED MODE (I		
LRCLK	CHANNEL 0 (LEFT)		CHANNEL 1 (RIGHT)	
	15 14 13 12 11 10 9 8 7 16 5 4 3 2 1 0	PAD BITS) 15) 14) 13) 12) 11) 10) 9) 8) 7) 6) 5) 4) 3) 2) 1) 0) PAD B	BITS (15)(14)(13)
BCLK	บกราชกราชกราชกราชกราชกราชกราชกราชกราชกราช			
	75/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0		15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0	(15)(14)(13)
	LEF	T-JUSTIFIED MODE (BCLK INVERTED)	
	CHANNEL 0 (LEFT)		CHANNEL 1 (RIGHT)	
	<u> </u>	PAD BITS	X15X14X13X12X11X10X9X8X7X6X5X4X3X2X1X0X PAD E	BITS (15)(14)(13)
BCLK				
din Z	15 14 13 12 11 10 9 8 7 16 5 4 3 2 1 0		2 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	15 14 13

Figure 12. Left-Justified Modes

TDM Modes

TDM mode supports up to 16 audio channels of 16-, 24-, or 32-bits each. The number of TDM channels is determined by the number of BCLKs per LRCLK (set by PCM_BSEL or PCM_MSEL) divided by the channel length (set by PCM_CHANSZ). In TDM mode, the channel length and input data word size are always equal. Words are received contiguously, with no unused bits between words with the exception of the end of a frame where the frame length is not evenly divisible by the word length.

In slave mode, an active edge on LRCLK signifies the start of a frame. An inactive edge can occur at any time after the active edge is latched as long as there is a minimum of 1 BCLK period high and a minimum of 1 BCLK period low.

In master-TDM mode, LRCLK produces a pulse train with a pulse width of 1 BCLK period.

In TDM mode, the MSB of the first audio word can be latched on the first, second, or third active BCLK edge after the sync pulse and is programmed by the PCM_FORMAT bits (TDM mode 0, 1, and 2).

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

MAX98390

		TDM MOD	E 0	
	SLOT 0 (32 BITS)	SLOT 1 (32 BITS)	SLOT 2 (32 BITS)	SLOT 3 (32 BITS)
DOUT 10	; \31\30\29\28\\3\2\1\0	(31)(30)(29)(28)(· · · · · ·)(3)(2)(1)(0)	31/30/29/28/ \3\2\1\0	; (31)(32)(28)(28)()(3)(2)(1)(0)(31)(32)(28)
BCLK				ษายายายอยายายายายายายายายายายายายายายายา
DIN (1)(0	(31/33/29/28/ ·····)(3/2/1/0	31 30 29 28 33 2 1 0	31)30)29)28)	(31)(30)(29)(28)(·····)(3)(2)(1)(0)(31)(33)(22)
		TDM MODE 0 (BCL		
LRCLK	SLOT 0 (32 BITS)	SLOT 1 (32 BITS)	SLOT 2 (32 BITS)	SLOT 3 (32 BITS)
	VaVaVaVaV V3V2V1Va	(31/30/29/28/ ····· /3/2/1/0)	31/30/20/20/	(31)(30)(29)(28)(·····)(3)(2)(1)(0)(31)(30)(∞
DIN (1)(0	<u> </u>	(31/30/29/28/ ••••• /3/2/1/0)	(31/30/29/28) ····· /3/2/1/0	(31)(32)(22)(22)()(3)(2)(1)(0)(31)(32)(22)
		TDM MOD	E1	
	SLOT 0 (32 BITS)	SLOT 1 (32 BITS)	SLOT 2 (32 BITS)	SLOT 3 (32 BITS)
DOUT 21	,) () (3) (3) (2) (2) (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	(0 (31 (33 (29) 28 (· · · · ·) (3 (2) 1)	0/31/30/29/28/	(0/31/30/29/28) ····· /3/2/1/0/31/33
DIN (2)1) () (31) (32) (23) () (3) (2) (1	(0)(31)(30)(29)(28)()(3)(2)(1)	0 31 30 29 28 3 2 1	(0)31)30)29)28) ·····)(3)(2)(1)0)31)33
		TDM MOD	,	· · · · · · · · · · · · · · · · · · ·
LRCLK	SLOT 0 (32 BITS)	SLOT 1 (32 BITS)	SLOT 2 (32 BITS)	SLOT 3 (32 BITS)
DOUT $\left(3\right)\left(2\right)$	1 0 31 30 29 28 3 2	(1 \(0 \) (31 \() (3) \(29 \) (28 \(\cdot \cdot \cdot \) (3 \(2) \)	1 (0 (31 (30 (29 (28 ()3 (2	(1)(0)(31)(30)(28)(28)()(3)(2)(1)(0)(31)
BCLK				
DIN (3)2	(1)(0)(31)(30)(29)(28)(·····)(3)(2	(1 \(0 \) (31 \() 30 \) (29 \() 28 \() \() 3 \() 2 \)	1 0 31 30 29 28 3 2	(1)(0)(31)(30)(28)(28)()(3)(2)(1)(0)(31

Figure 13. TDM Modes

Invalid TDM Configurations

Note that while in TDM mode with PCM_TX_EXTRA_HIZ set to 1, it is not valid to set the number of BCLKs per LRCLK (PCM_BSEL or PCM_MSEL) to be less than two times the audio data word size (PCM_CHANSZ). See <u>Table 10</u>.

Table 10. Invalid TDM Configurations

PCM_TX_EXTRA_HIZ	PCM_BSEL OR PCM_MSEL	PCM_CHANSZ
1	0010 (32 bits)	10 (24 bits)
1	0010 (32 bits)	11 (32 bits)
1	0011 (48 bits)	11 (32 bits)

PCM Data Path Configuration

The PCM interface data input accepts audio for the speaker path, while the data output accepts data from the speaker DSP monitor path.

PCM Data Input

The PCM interface data input (DIN) is enabled with the PCM_RX_CHm_EN bits. In I²S and left-justified modes, only channels 0 and 1 are available, while in TDM mode, up to 16 channels of data can be available.

The PCM_DAC_MAIN_SOURCE register is used to select the main audio source from the PCM_RX channels to be sent to the DSM path.

If stereo bass management is enabled (STEREO_BASS_EN = 1), then bass from the PCM_RX channel pointed to by PCM_DAC_BASS_SOURCE is added to the DSM path.

PCM Data Output

The PCM interface data output (DOUT) can drive output data onto any valid enabled output channel. In I²S and leftjustified modes, only two output channels are available. In TDM mode, up to 16 output channels can be available.

Current and voltage sense data, as well as the output of the baseband processor, can be enabled as outputs with the IVADC_I_EN, IVADC_V_EN, and AMP_DSP_EN bits. The PCM_IVADC_I_DEST, PCM_IVADC_V_DEST, and PCM_AMP_DSP_DEST registers select the output channels. The PCM_TX_CHn_EN bits are the enable controls for the individual data output channels. If the I/V sense ADC path or DSP path is disabled and it is assigned to an active output channel, then the output data is a zero-code value.

If an output channel is enabled and no data source is assigned to it, then the output data is all zeros. The PCM data output is Hi-Z if the device is disabled (EN = 0), the PCM data output is disabled (PCM_TX_EN = 0), or all output channels are set to a Hi-Z output (all PCM_TX_CHn_HIZ = 1). A summary of the controls for the PCM data output (DOUT) is shown in Table 11.

Table 11. Control Registers and the DOUT Pin

EN	PCM_TX_CHm_EN	PCM_TX_CHm_HIZ	CHANNEL m CONTAINS DATA (*)	DOUT FOR CHANNEL m
0	—	—	_	Hi-Z (all channels)
1	0	0	_	0
1	1	0	No	0
1	1	0	Yes	Data
1	_	1	_	Hi-Z

* A channel contains data if a path (I/V sense or amplifer DSP) is enabled and its DEST register points to the channel.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

PCM Interface Timing

Figure 14, Figure 15, and Figure 16 show timing for BCLK, LRCLK, DIN, and DOUT. See the Electrical Characteristics table for more details.



Figure 14. PCM Interface Timing/Master Mode—LRCLK, BCLK, DIN Timing Diagram



Figure 15. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram



Figure 16. PCM Interface Timing/DOUT Timing Diagram

Logic Output Pin Drive Strength Control

The *_DRV bits set the drive strengths of the logic output pins. Different CMOS drive strengths can be selected (see the <u>Electrical Characteristics</u> tables). <u>Table 12</u> shows which pin is controlled by which register.

Table 12. Logic Output Pin Drive Strength Control

REGISTER	EXTERNAL PIN CONTROLLED
DOUT_DRV	DOUT
BCLK_DRV	BCLK
LRCLK_DRV	LRCLK
ICC_DRV	ICC

Tone Generator

The device includes a tone generator which can be used to generate sine wave tones or DC levels.

To enable the tone generator, select an output waveform with the TONE_CONFIG register and set SPK_SOURCE to 10b. A valid master or slave PCM clocking configuration (see the <u>PCM Clock Ratio Configuration</u> section for details) must be configured.

The frequency of the sine wave output is a division of the audio sample rate set by SPK_SR. The DC output does not vary with audio sample rate.

Note that when the tone generator is enabled (SPK_SOURCE = 10b), the input data monitor must be disabled (DMON_MAG_EN = 0 and DMON_STUCK_EN = 0).

Thermal Warning and Shutdown

The device features a thermal-protection circuit which can ensure that the die temperature does not exceed programmed limits. The device can warn the host if die temperature has reached a warning limit and shuts down the device if the die temperature has reached the shutdown limit. The circuit uses the measurement ADC temperature reading as an input.

Minimum Valid Setup

The temperature measurement rate is controlled as described in the <u>Measurement ADC</u> section. The minimum requirement for setup of the temperature input to the thermal-protection circuit is:

- MEAS_ADC_CH2_EN = 1
- MEAS_ADC_BASE_DIV \leq 0x0100

If the conditions above are not satisfied when setting EN to 1, the device does not enable successfully. Instead, an interrupt is generated (PWRUP_FAIL_*). This check ensures that the device cannot be started without the ability to monitor and react to high die temperatures.

Note that when BST_BYP_MODE is set to 00b or 11b, the MEAS_ADC_BASE_DIV register setting is ignored and the measurement ADC base sample rate divider is internally forced to 0x0023.

Thermal Thresholds

The thermal-warning threshold is set using MEAS_ADC_WARN_THRESH. The thermal-shutdown threshold is set using MEAS_ADC_SHDN_THRESH. Measurement hysteresis for both thresholds is set using MEAS_ADC_HYST.

When the die temperature rises above the thermal-warning threshold, the device generates a THERMWARN_START_* interrupt. At this threshold, there is no further action taken by the device to reduce the temperature. When the die temperature falls below the thermal-warning threshold minus the hysteresis setting, the device generates another interrupt (THERMWARN_END_*).

When the die temperature rises above the thermal-shutdown threshold, the device generates a THERMSHDN_START_*

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

interrupt and the device disables the Class-D amplifier (SPK_EN is unchanged). When the die temperature falls below the thermal-shutdown threshold minus the hysteresis setting, the device generates a THERMSHND_END_* interrupt but the Class-D amplifier remains off. When the die temperature falls below the thermal-warning threshold minus the hysteresis setting, the device generates a THERMWARN_END_* interrupt, the Class-D amplifier remains off, and the device clears EN to 0.

Amplifier Path Controls

Figure 17 shows the audio signal path from the PCM Interface to the Class-D amplifier.



Figure 17. Amplifier Path

Path Routing Control

The data input source for the Class-D amplifier is controlled by the SPK_SOURCE register. This allows selection between the PCM interface (for I²S, left-justified, or TDM inputs), or the tone generator.

Note: Channel enables for all paths that are not used must be set to zero. For example:

- When SPK_SOURCE = 00 (PCM), ensure that TONE_CONFIG = 0000.
- When SPK_SOURCE = 10 (Tone), ensure that all PCM_RX_CHx_EN bits = 0.

Power Gating and Auto Muting

Power gating can be used to dynamically reduce power consumption when the input signal amplitude is below a threshold. Power reduction is achieved by disabling some signal processing. Power gating is enabled by setting POWER_GATING_EN to 1.

When the input-signal amplitude is lower than the level selected by the POWER_GATE_ENTRY_THRESH register for more than 1024 samples, audio amplitude is ramped down to zero over 5ms.

When the input-signal amplitude exceeds the level selected by the POWER_GATE_EXIT_THRESH register, audio amplitude is ramped back up over 100µs and signal processing is resumed.

Power gating cannot be entered if excursion protection is reducing peak-output amplitude or if the speaker temperature is above the threshold set in DSM_TPROT_PG_TEMP.

Auto muting behaves the same as power gating except that signal processing is not disabled and power consumption is not reduced.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Table 13. Power Gating and Auto Muting Enable Bits

POWER_GATING_EN	AUTO_MUTING_EN	POWER GATING ENABLED	AUTO MUTING ENABLED
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	1

Note that if DSP_GLOBAL_EN is set to 0, THERMAL_PROT_EN must also be set to 0 for power gating to function.

When THERMAL_PROT_EN = 1, power gating and auto muting can produce a small pop or click noise when signal processing is resumed. For best pop-and-click performance, disable power gating when thermal protection is enabled.

PCM Dither

Dither (±1 LSB peak-to-peak TPDF) is applied to the incoming PCM data when AMP_DITH_EN is set to 1.

DAC Inversion

The DAC output is inverted by setting DAC_INVERT to 1.

DC Blocking Filter

Setting AMP_DCBLK_EN to 1 enables the DC blocking filter in the amplifier path.

Digital Volume Control

The DSM_VOL_CTRL register sets the digital volume control. The range is -80dB to +12dB in 0.5dB steps.

To ensure pop-free transitions between steps, volume changes are ramped internally. This occurs during volume changes in normal operation and also as part of the internal start-up or shutdown procedures. The time for the ramp is controlled by the DSM_VOL_RAMP_TIME register. The ramp slope varies depending on the size of the volume change so that if DSM_VOL_RAMP_TIME is set to (for example) 4ms, the time needed for the ramp is 4ms whether DSM_VOL_CTRL is changed from -80dB to -79.5dB or changed from -80dB to +12dB.

To minimize pops after writing to DSM_VOL_CTRL, the host should wait enough time for the ramp to complete before writing a new volume setting to DSM_VOL_CTRL.

Internal volume ramping can be disabled by setting DSM_VOL_RAMP_UP_BYP and DSM_VOL_RAMP_DN_BYP to 1. This also reduces start-up and shutdown times.

If DSM is applying no filtering or compression and the BDE is not clipping, limiting, or changing the gain, the amplifier path gain can be calculated using the DAC output voltage of $2.16V_{PK}$ (3.68dBV) at full-scale, DSM_VOL_CTRL, and the fixed 15dB analog gain of the amplifier with the following equation:

Output signal level (dBV) = input signal level (dBFS) + 3.68dB + DSM volume + 15dB

where 0dBFS is referenced to 0dBV.

For example, if digital-input amplitude happens to be half of full-scale and DSM_VOL_CTRL is at -3dB, then output amplitude is:

-6dBFS + 3.68dB -3dB + 15dB = 9.68dBV

Dynamic Range Extension (DRE)

The DRE block minimizes the output noise depending on the signal level. The internal analog volume automatically drops to a minimum if the signal level is low enough for greater than one second.

DSP Monitor

The output of the baseband processor (DSP Monitor) can be sent to the PCM interface by setting AMP_DSP_EN to 1. The gain of this path (with default configuration) is 0dB and the rate is the same as the base rate of the amplifier path.

The host can use this to monitor what data is being driven into the DAC after baseband processing (volume, BDE, etc.). It is invalid for AMP_DSP_EN to be 1 while SPK_EN is 0.

Class-D Amplifier

The Class-D amplifier is enabled or disabled by setting EN to 1 while SPK_EN = 1. Note that SPK_EN is a static bit and should only be changed while EN = 0.

Output Short-Circuit Detection

When a Class-D output short circuit occurs, the amplifier immediately shuts off. An interrupt is generated, the device waits for $110\mu s$ ($50\mu s$ if SPK_SPEEDUP = 1), and then the amplifier automatically attempts to restart. Upon restart, if the short circuit is still present, the process repeats. This cycle continues as long as EN and SPK_EN are 1.

Spread-Spectrum Modulation

Spread-spectrum modulation is enabled or disabled using SSM_EN. The modulation index of the spread-spectrum modulation is controlled by SSM_MOD_INDEX. Higher percentage settings of modulation index results in the switching frequency of the amplifier being modulated by a wider range, spreading out-of-band energy across a wider bandwidth.

Output Sensing When Using Ferrite Beads

The device features two remote sensing pins, VSNSP and VSNSN. These are used as inputs to the speaker voltage measurement ADC, but they are also used as part of the feedback loop for the Class-D amplifier.

Remotely sensing the voltage at the load provides a THD+N advantage over sensing at the DUT output when ferrite beads are used. The remote sense lines connect the output signal at the load to the inverting terminal of the internal error amplifier of the Class-D. Ferrites are highly nonlinear, so sensing at the load versus at the output pins ensures that any signal degradation caused by the filtering components is appropriately compensated.

However, in many applications, there may not be a need to filter the output with a ferrite bead.



Figure 18. Output Sensing When Using Ferrite Beads

Ultra-Low EMI Filterless Output Stage

Traditional Class-D amplifiers require the use of external LC filters, or shielding, to meet electromagnetic-interference (EMI) regulation standards. The active emissions limiting edge-rate control circuitry reduces EMI emissions so that with 3 inches of speaker cable the device passes the EN55022B standard without the need for external filtering components. The SPK EDGE CTRL register further allows the device to reduce EMI by changing speaker edge rate.

Maxim's spread-spectrum modulation mode, enabled by setting SSM_EN to 1, flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade efficiency.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

The Class-D amplifier's spread-spectrum modulator randomly varies the switching frequency by as much as ±71.28kHz around the center frequency according to the setting of SSM_MOD_INDEX. Above 10MHz, the wideband spectrum looks like noise for EMI purposes.

FET Scaling

The Class-D amplifier's output FETs are segmented so that they can be automatically scaled down to 1/4 size to save power.

To enable automatic Class-D FET scaling, set the AMP_FET_SCALE_MODE register to 00b. To force the Class-D FETs to their maximum size, set AMP_FET_SCALE_MODE to 01b. To force the Class-D FETs to 1/4 size, set AMP_FET_SCALE_MODE to 10b.

The input data to the DSP signal path is monitored by a peak-detect circuit. The threshold is controlled by the AMP_FET_SCALE_THRESHOLD register. The recommended maximum threshold setting varies depending on the minimum impedance of the amplifier load as shown in <u>Table 14</u>.

Table 14. Maximum FET Scaling Threshold

MINIMUM AMPLIFIER LOAD IMPEDANCE (Ω)	AMP_FET_SCALE_THRESHOLD (bin)	THRESHOLD (V _{PK})
4	00010	0.213
8	00110	0.327
16	01101	0.697

Once the threshold has been exceeded and the output FETs have scaled to their maximum size, they remain at their maximum size until the signal has dropped below the threshold minus the hysteresis (set by AMP_FET_SCALE_HYST) for at least the amount of time set by AMP_FET_SCALE_HOLD_TIME.

When AMP_FET_SCALE_THRESHOLD is set to 11111b (and automatic FET scaling is enabled by setting AMP_FET_SCALE_MODE = 00b), 1/4 size FETs are used when the boost is in bypass mode and full size FETs are used when the boost is on. AMP_FET_SCALE_HYST is ignored.

Current and Voltage Sense

Separate 16-bit ADCs are used to monitor amplifier voltage and current (IV sense).

For accurate voltage measurements, the VSNSP and VSNSN pins should be Kelvin connected to the load connected to OUTP and OUTN. If a filter exists between the amplifier output pins and the load, the sense lines should be connected after the filter. Current is measured internally and requires no external connections.

Voltage and current data can be sent to the host through the PCM interface. When using the PCM interface, ±1 LSB peak-to-peak TPDF dither is applied to the output data.

First order highpass filtering for DC blocking in the current and voltage sense paths can be enabled by setting the MEAS_I_DCBLK_EN and MEAS_V_DCBLK_EN bits to 1. The <u>Electrical Characteristics</u> table lists cutoff frequencies for different settings of the MEAS_I_DCBLK[1:0] and MEAS_V_DCBLK[1:0] registers when the sample rate is 48kHz. If the sample rate is not 48kHz, the corner frequency scales down linearly. For example, when MEAS_V_DCBLK = 01 and the sample rate is 48kHz, the corner frequency is 0.118Hz. However, if the sample rate is 22.05kHz, the corner frequency is reduced to 0.054Hz (a factor of 22.05/48).

To ensure phase alignment, current and voltage sensing should be enabled by setting IVADC_V_EN and IVADC_I_EN to 1 while EN = 0.

I/V Sense Channel Sharing

Current and voltage measurement data can share a PCM interface channel. This is done by setting PCM_IVADC_I_DEST and PCM_IVADC_V_DEST to the same value (while PCM_TX_INTERLEAVE = 0). This is only supported for 32-bit channel widths (as set by PCM_CHANSZ). Each measurement consumes 16 of the 32 available bits, with the current using the least significant bits and the voltage using the most significant bits.

Measurement ADC

The measurement ADC measures V_{VBAT} , V_{PVDD} (boost converter output), and die temperature. Enabled channels are measured sequentially and continuously with a maximum sample rate of 1.024MHz. Each channel can run at an independent sub-multiple of this rate.

The measurement ADC's sample rate (f_S) is set by the following equations:

Battery voltage f_S = MEAS_ADC_CLK/[(MEAS_ADC_CH0_DIV + 1) x (MEAS_ADC_BASE_DIV + 1)]

Boost voltage f_S = MEAS_ADC_CLK/[(MEAS_ADC_CH1_DIV + 1) x (MEAS_ADC_BASE_DIV + 1)]

Temperature f_S = MEAS_ADC_CLK/[(MEAS_ADC_CH2_DIV + 1) x (MEAS_ADC_BASE_DIV + 1)]

MEAS_ADC_CLK is derived from the MDLL output clock and can be one of three typical frequencies:

- 12.288MHz (48kHz-based sample rates)
- 11.2896MHz (44.1kHz-based sample rates)
- 12.000MHz (for master mode when MCLK = 12.0MHz or 6.0MHz)

The valid settings available for MEAS_ADC_BASE_DIV[15:0] varies according to the number of channels simultaneously enabled in the measurement ADC, according to <u>Table 15</u>.

Table 15. Restriction on Base Division Setting with Channel Enables

MEAS_	MEAS_ADC_CHn_EN SETTING		MINIMUM VALUE OF	INVALID RANGE OF	
CH0	CH1	CH2	MEAS_ADC_BASE_DIV[15:0]	MEAS_ADC_BASE_DIV[15:0]	
0	0	0	N/A	N/A	
0	0	1	0x000B	0x0000 to 0x000A	
0	1	0	0x000B	0x0000 to 0x000A	
0	1	1	0x0017	0x0000 to 0x0016	
1	0	0	0x000B	0x0000 to 0x000A	
1	0	1	0x0017	0x0000 to 0x0016	
1	1	0	0x0017	0x0000 to 0x0016	
1	1	1	0x0023	0x0000 to 0x0022	

For example, if MEAS_ADC_CH0_EN = 1, MEAS_ADC_CH1_EN = 0, MEAS_ADC_CH2_EN = 1, MEAS_ADC_CLK is set to 12.288MHz, MEAS_ADC_CH0_DIV = 0, MEAS_ADC_CH2_DIV = 1, and MEAS_ADC_BASE_DIV = 0x002F, then sample rate is 256kHz for the battery and 128kHz for the temperature and the boost is not sampled.

For example, if MEAS_ADC_CH0_EN = 0, MEAS_ADC_CH1_EN = 0, MEAS_ADC_CH2_EN = 1, MEAS_ADC_CLK is set to 12.288MHz, MEAS_ADC_CH2_DIV = 0, and MEAS_ADC_BASE_DIV = 0x000B, then sample rate is 1024kHz for the temperature and the battery and the boost is not sampled.

Each channel can independently (and optionally) have a simple moving-average filter applied to the result of the continuous conversion measurement, controlled by the relevant MEAS_ADC_CHn_FILT_EN bits. Each channel can be configured with a 2, 4, 8, or 16-point moving-average, controlled by the relevant MEAS_ADC_CHn_FILT_AVG bits. If filtering is selected, the result register won't be updated until a full set of averages is complete. After this initial delay, which may be up to 16 samples, the value in the register is updated at each sample.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

The measurement ADC is enabled automatically when any one or more of the MEAS_ADC_CHn_EN bits is set to 1. The latest measured value of V_{VBAT}, V_{PVDD}, and die temperature can be read-back using the MEAS_ADC_CH0_DATA, MEAS_ADC_CH1_DATA, and MEAS_ADC_CH2_DATA registers respectively.

Brownout-Detection Engine (BDE)

The BDE allows the device to reduce its contribution to the overall system power consumption by enabling various power reduction methods when VVBAT drops below a set of programmable thresholds. There are a total of four VVBAT thresholds, individually configured using the relevant BDE_L1_VTHRESH to BDE_L4_VTHRESH bits.



Figure 19. BDE Block Diagram

Table 16. Brownout-Detection Engine Levels

THRESHOLD NAME	CONDITION
Normal operation	V _{VBAT} > Critical Battery Level 1 + Hysteresis
Critical Battery Level 1	Critical Battery Level 1 ≥ V _{VBAT} > Critical Battery Level 2 + Hysteresis
Critical Battery Level 2	Critical Battery Level 2 ≥ V _{VBAT} > Critical Battery Level 3 + Hysteresis
Critical Battery Level 3	Critical Battery Level 3 ≥ V _{VBAT} > Critical Battery Level 4 + Hysteresis
Critical Battery Level 4	V _{VBAT} ≤ Critical Battery Level 4

The brownout engine supports hysteresis on the levels. This behaves as follows:

- When in level N, transition to level N + 1 when V_{VBAT} falls below level N threshold.
- When in level N, transition to level N 1 when V_{VBAT} stays above (level N 1 threshold) + (hysteresis) for the specified hold time.

The amount of hysteresis is defined by the BDE_VTHRESH_HYST register. The amount of hysteresis can be defined as larger than the distance between two levels. Regardless, movement is only one enabled level at a time.

Thresholds must be configured so that the level N threshold is greater than the sum of the level N + 1 threshold and the hysteresis. For example, if the level 3 threshold is set to 3.15V (BDE_L3_VTHRESH = 0x3C) and hysteresis is set to 25mV (BDE_VTHRESH_HYST = 0x02), then the level 2 threshold must be set to 3.1875V or higher (BDE_L2_VTHRESH $\ge 0x3F$).

For each threshold, the following settings can be adjusted by the brownout controller to reduce the overall current drawn by the device from the battery:

- Clipping level
- Gain reduction

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

- Limiter knee
- Boost converter input current limit

Each of these settings are independent from one another and are individually configurable for each threshold.

For each enabled BDE level, settings for level N must be equal or less than settings for level N - 1. For example, if the gain reduction at BDE level 2 is set to -6dB, the gain reduction at level 3 must be -6dB or more.

Table 17 is provided as an illustrative example as opposed to a definitive use case.

Table 17. Example of BDE Settings

THRESHOLD NAME	V _{VBAT} THRESHOLD SETTING (V)	CLIPPING LEVEL (dBFS)	GAIN REDUCTION (dB)	LIMITER KNEE (dBFS)	BOOST INPUT CURRENT LIMIT (A)
Normal Operation	N/A	0	0	0	As per Global Register Setting
Critical Battery Level 1	3.35	-3	0	0	2.0
Critical Battery Level 2	3.35	-3	0	0	1.8
Critical Battery Level 3	3.15	-6	-3	-6	1.6
Critical Battery Level 4	3.00	N/A	Mute	N/A	1.4

BDE Gain, Limit, and Clip Mirroring

Envelope tracking, boost bypass, and FET scaling thresholds can include gain adjustments and clipping that are applied by the BDE by setting BDE_MIRROR to 1. When this is enabled, threshold calculations include any gain adjustments and clipping from the BDE in their decisions to change the boost voltage, bypass the boost, and change the FET scaling. Note that BDE limiting is always included in threshold calculations.

BDE Enable Control

The master control for the BDE is BDE_EN. The BDE_AMP_EN setting controls whether the BDE acts on the boost only or on both the boost and amplifier signal path. <u>Table 18</u> shows the effect of these two bitfields on the device operations.

Table 18. BDE Enable Control

BDE_EN	BDE_AMP_EN	FUNCTION		
0	0	BDE disabled		
0	1	Reserved		
1	0	BDE enabled, boost input current-limit control only		
1	1	BDE enabled, boost input current-limit control, audio path limiter, gain reduction, and clip control all available		

VBAT Measurement

The input to the BDE comes from the VBAT input (CH0) to the measurement ADC. See the <u>Measurement ADC</u> section for details on how to configure VBAT measurement. The sample rate of the VBAT measurement defines the speed at which the BDE updates.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Brownout Controller

The brownout controller monitors the measurement ADC VBAT output and makes state changes as shown in Figure 20.



Figure 20. BDE Levels

Each level has a set of discrete registers that configure the attached blocks into various current-saving configurations. As the brownout controller progresses down the levels (from Level 2 to Level 3, Level 3 to Level 4 etc), transitions between states happen instantly. As the brownout controller progresses up the levels (from Level 4 to Level 3, Level 2 to Level 1 etc) transitions are subject to the hold time set by the BDE_HLD register.

Level 4 infinite hold can be enabled with the BDE_L4_INF_HLD bit. If infinite hold is enabled, once the level is entered, it is not be exited until a 1 is written to the BDE_L4_HLD_RLS bit or if I²C registers are reset.

The current level that the BDE is in can be read-back using the BDE_STATE register.

The BDE_LOWEST register contains the lowest BDE level that the controller has visited since the last time the BDE_LOWEST register was read.

Brownout Interrupts

The BDE can generate interrupts triggered by the following conditions:

- BDE controller enters level 4
- BDE controller changes from one level to another
- BDE controller leaves level 0
- BDE controller enters level 0

See the *Interrupts* section for more information.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Limiter

The limiter applies smooth digital gain changes to the signal path with programmable attack-and-release times. Input signals above the knee point are attenuated, while input signals below the knee point are not. The knee point is programmable between 0dB and -15dBFS in 1dB steps using the relevant BDE_Ln_AMP1_LIM bits. Attack-and-release times are programmable using AMP_LIM_ATK and AMP_LIM_RLS respectively. Attack-and-release times are common for all thresholds.



Figure 21. Limiter Profile Example with -6dBFS Knee Point

Gain Reduction

The gain-reduction block applies smooth digital gain changes to the signal path. Attenuation of 0 to 15dB is available in 0.25dB steps using the relevant BDE_Ln_AMP1_GAIN bits. Attack-and-release times are programmable using AMP_GAIN_ATK and AMP_GAIN_RLS respectively. Attack-and-release times are common for all thresholds.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 22. Gain Reduction Profile Example with -6dB Setting

Level 4 Mute

When the BDE is in level 4 and BDE_L4_AMP1_MUTE is set to 1, the BDE_L4_AMP1_GAIN setting is overridden and the signal path is muted.

Clipper

The digital-clipper block limits the maximum digital output codes to a programmable value. The clip level is programmable from 0dBFS to -15dBFS in 0.25dB steps using the relevant BDE_Ln_AMP1_CLIP bits.

Clip-attack (clip level is reduced) level changes are applied immediately. Clip-release (clip level is increased) level changes can be programmed to occur after a zero cross event or immediately with the AMP_CLIP_MODE bit.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 23. Clipper Examples with Level Change from -12dBFS to -6dBFS

Boost Input Current Limit

The boost regulator limits the input current limit. The limit is initially set by the BST_ILIM register but can be overridden by the brownout-detection engine using the BDE_Ln_ILIM bits. As output current increases, input current increases. If the input current limit is reached, V_{PVDD} is reduced so that input current does not exceed the limit.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Using Brownout Boost Input Current Limit to Avoid System Brownouts

Note that whenever the boost turns on, it charges C_{PVDD} as fast as is allowed by the boost input current limit so that V_{PVDD} rises as quickly as possible to avoid clipping the output signal. This includes when the boost turns on after being turned off by automatic boost bypass.

This sudden large current demand may cause the battery voltage (V_{VBAT}) to sag until C_{PVDD} is charged and V_{PVDD} rises to its target output voltage. If the battery's voltage is well above the system brownout voltage and the battery's internal resistance is low, this does not present a problem as shown in Figure 24.



Figure 24. Acceptable V_{VBAT} Sag

However, if the battery's voltage is close to the system brownout voltage and/or the battery's internal resistance is high, V_{VBAT} may sag low enough to cause the system to shut down as shown in Figure 25.



Figure 25. Unacceptable V_{VBAT} Sag

The BDE can be configured to automatically reduce the boost input current limit when V_{VBAT} is low as shown in <u>Figure</u> <u>26</u>. This decreases maximum output power and increases the amount of time needed for V_{PVDD} to reach its target voltage but V_{VBAT} sag is reduced. The BDE can be configured to automatically return the boost input current limit to its BST_ILIM programmed value after the battery is charged and V_{VBAT} rises.



Figure 26. Reduced Boost ILIM for Reduced VVBAT Sag

To reduce the chance of clipping while the input current limit is reduced, the BDEs gain reduction or limiter can also be configured to reduce the maximum output signal.

Interchip Communication

The device features an interchip communication (ICC) bus that facilitates synchronized gain adjustments between groups of amplifiers when using the BDE. ICC is supported when using the PCM interface only.

ICC Operation and Data Format

A bidirectional ICC pin is used to provide data to the applications processor and other similar devices. The data output from ICC shares the current BDE level. The data format used to frame the data carried on the ICC pin is the same as the data format of the input data on the DIN pin. The ICC pin only drives out during the channel assigned to the amplifier by ICC_TX_CHm_EN bit. At all other times, the ICC pin is an input (to allow other devices to drive the ICC signal).

The ICC pin can be configured to drive data, zeroes, or Hi-Z according to <u>Table 19</u>.

Table 19. ICC Output Configuration

ICC_TX_CHmEN	ICC_TX_HIZ_MANUAL	ICC_TX_CHm_HIZ	CHANNEL m RESULT
0	0	Х	Hi-Z
1	0	Х	Drive Data
0	1	0	Drive 0
1	1	0	Drive Data
Х	1	1	Hi-Z

Note that when ICC_LINK_EN = 1, the device's BDE limiter is disabled.

Note that when ICC_TX_HIZ_MANUAL is set to 1, any ICC receive channel enabled by the relevant ICC_RX_CHm_EN bit must also be manually set to Hi-Z by setting the relevant ICC_TX_CHm_HIZ to 1.

If the channel size is larger than 16-bits, the extra bits can be configured configured as zeros or Hi-Z with ICC_TX_EXTRA_HIZ.

BDE_INFO[3:0] contains the transmitter device's BDE level status.

Figure 27 and Figure 28 show examples of the ICC transmit protocol for 16-bit and 24-bit/32-bit operation. These figures show left-justified format for clarity, but the data structure is similar for I²S and TDM modes.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 27. ICC Transmit Frame Structure (16-bit Left-Justified)



Figure 28. ICC Transmit Frame Structure (24-bit or 32-bit Left-Justified)



Figure 29 shows timing for BCLK and ICC. See the *Electrical Characteristics* table for more details.

Figure 29. PCM Interface Timing/Interchip Communication—ICC Timing Diagram

Table 20. BDE_INFO

VALUE	DECODE	
0x0	BDE not active	
0x2	BDE Level 1	

Table 20. BDE_INFO (continued)

VALUE	DECODE
0x4	BDE Level 2
0x6	BDE Level 3
0x8	BDE Level 4
0x1, 0x3, 0x5, 0x7, and 0x9 to 0xF	Reserved

At the end of each LRCLK frame, the device adjusts its BDE level to the highest BDE level reported by all devices within the assigned group.

If ICC_LINK_EN = 0, the device ignores data presented on the ICC pin.

Multiamplifier Grouping

Multiple devices can be grouped so that any gain adjustments due to the BDE are synchronized.

To create a group, configure each amplifier to monitor the ICC pin during certain channels. The selected channels define the group to which each amplifier belongs. Each amplifier in a group must have the same settings for R_X enables. Each individual amplifier must also have only one ICC_TX_CH# enable set as well as the corresponding ICC_RX_CH# enable.

For example, if there are four amplifiers and two groups are needed, then one configuration can be that amplifiers 1 and 3 belong to one group and amplifiers 2 and 4 belong to another group. To configure the first group, assign amplifier 1 to broadcast on channel 0 with the ICC_TX_CH0_EN bit and assign amplifier 3 to broadcast on channel 2 with the ICC_TX_CH2_EN bit. Then configure both amplifiers to listen to both channels 0 and 2 by setting ICC_RX_CH0_EN and ICC_RX_CH2_EN to 1 on both amplifiers. To configure the second group, assign amplifier 2 to broadcast on channel 1 with the ICC_TX_CH1_EN bit and assign amplifier 4 to broadcast on channel 3 with the ICC_TX_CH3_EN bit. Then configure both channel 1 and 3 by setting ICC_RX_CH1_EN and ICC_RX_CH3_EN to 1 on both channel 1 and 3 by setting ICC_RX_CH1_EN and ICC_RX_CH3_EN to 1 on both amplifiers.



Figure 30. ICC Grouping Example

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

The minimum size of a group is two amplifiers, so the maximum number of groups that is supported is eight. A group can contain as many as 16 amplifiers, but then only one group is supported.

The host processor must ensure that the RX register bits are set to the same values across all amplifiers intended to be used in a group. Devices in the same group must also be configured with the same BDE gain reduction ballistics (AMP_GAIN_ATK and AMP_GAIN_RLS) to achieve a synchronized response across the group.

Shutdown Modes

Software Shutdown

When the EN bit is cleared to 0, the device is shut down.

When the $\overline{\text{RESET}}$ pin is high and EN = 0:

- All I²C register values are retained except for ENV_TRACKER_BST_VOUT_RD and BDE_STATE. Both of these
 registers are reset when EN = 0.
- PCM interface pins are Hi-Z.
- Internal LDO for digital circuitry remains enabled.
- I²C port remains available.

Note: If DSM_VOL_RMP_DN_BYP = 1 (ramp down disabled), after clearing EN to 0, the host must wait at least 400µs before resetting it to 1. If DSM_VOL_RMP_DN_BYP = 0 (ramp down enabled), after clearing EN to 0, the host must wait at least 6ms before resetting it to 1.

Software Reset

Writing a 1 to RST resets all I²C registers to their default values. Writing a 0 to RST has no effect. RST always reads back as 0.

Hardware Shutdown

When the RESET pin is low, the device is shut down and placed into a low-power state.

- When RESET is low:
- Logic pins are Hi-Z.
- Internal LDOs for digital and analog circuitry are disabled.
- Current draw on DVDD is minimized.

When RESET goes high, the host must wait for at least t_{I2C_READY} before writing to the I²C port as shown in Figure 31. See the <u>Electrical Characteristics</u> table for more details.



Figure 31. RESET Timing Diagram

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

I²C Serial Interface

Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the read/write bit. The seven most significant bits are programmable through the ADDR1 and ADDR2 pins as shown in <u>Table 21</u>. The device does not communicate if ADDR1 is unconnected. Setting the read/write bit to 1 configures the device for read mode. Setting the read/write bit to 0 configures the device for write mode. The address is the first byte of information sent to the device after the START condition.

ADDR2	ADDR1	I ² C SLAVE ADDRESS (BINARY)	I ² C WRITE ADDRESS (BINARY)	I ² C READ ADDRESS (BINARY)
Connected to GND	Connected to GND	0111000x	01110000	01110001
Connected to GND	Connected to DVDD	0111001x	01110010	01110011
Connected to GND	Connected to SDA	0111010x	01110100	01110101
Connected to GND	Connected to SCL	0111011x	01110110	01110111
Connected to DVDD	Connected to GND	0111100x	01111000	01111001
Connected to DVDD	Connected to DVDD	0111101x	01111010	01111011
Connected to DVDD	Connected to SDA	0111110x	01111100	01111101
Connected to DVDD	Connected to SCL	0111111x	01111110	0111111

Table 21. I²C Slave Address

The device features an l^2 C-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the device and the master at clock rates up to 1MHz. Figure <u>32</u> shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the device by transmitting the proper slave address followed by two register address bytes (most significant byte first) and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the device is 8-bits long and is followed by a series of nine SCL pulses. The device transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START (S) or REPEATED START (Sr) condition, a not acknowledge, and a STOP (P) condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than 500 Ω , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than 500 Ω , is required on SDA and SCL are optional. Series resistors protect the digital inputs of the device from high voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.
Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 32. I²C Interface Timing Diagram

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the <u>START and STOP Conditions</u> section).

START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high. A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.



Figure 33. I²C START, STOP, and REPEATED START Conditions

Early STOP Conditions

The device recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the device uses to handshake receipt each byte of data when in write mode. The device pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the device is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the device, followed by a STOP condition.



Figure 34. I²C Acknowledge

Write Data Format

A write to the device includes transmission of a START condition, the slave address with the R/W bit set to 0, two bytes of data to configure the internal register address pointer, one or more bytes of data, and a STOP condition.

The slave address with the R/W bit set to 0 indicates that the master intends to write data to the device. The device acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second and third bytes transmitted from the master configure the device's internal register address pointer. The pointer tells the device where to write the next byte of data. An acknowledge pulse is sent by the device upon receipt of the address pointer data.

The third byte sent to the device contains the data that is written to the chosen register. An acknowledge pulse from the device signals receipt of the data byte. The address pointer auto increments to the next register address after each received data byte. This auto-increment feature allows a master to write to sequential registers within one continuous frame. The master signals the end of transmission by issuing a STOP condition.



Figure 35. I²C Writing One Byte of Data to the Slave

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 36. I²C Writing n-Bytes of Data to the Slave

Read Data Format

Sending the slave address with the R/W bit set to 1 to initiate a read operation. The device acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START command followed by a read command resets the address pointer to register 0x00.

The first byte transmitted from the device is the contents of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer auto-increments after each read data byte. This auto-increment feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the device's slave address with the R/W bit set to 0 followed by the two byte register address. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1. The device then transmits the contents of the specified register. The address pointer auto-increments after transmitting the first byte.

The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition.



Figure 37. I²C Reading One Byte of Data from the Slave

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management



Figure 38. I²C Reading n-Bytes of Data from the Slave

I²C Register Map

Read-write registers can be both read and written by the host, the last written value is the value returned when the register is read. All registers are read-write unless specified otherwise.

Read-only registers indicate some internal device state and cannot be changed directly by the host. Writing to these registers has no effect.

Write only registers do not necessarily return the last written value when the register is read.

Undocumented registers must not be written to.

Control Bit Types and Write-Access Restrictions

The device control bits fall into one of three basic types: read, write, or read and write (denoted R, W, and RW respectively outside of some test bit exceptions). Furthermore, every write-enabled bit can have one of three access subtypes (read-only bits have no access restrictions). The first is dynamic (denoted as -D). Dynamic bits effectively have no access restrictions and can be changed (written) during any valid device state. The second bit-access subtype is static (denoted as -S). Static bits should only be changed (written) when the device is powered but placed in a software-shutdown state (device enable EN is not set). The third and final type of bit-access subtype is restricted (denoted with a -R). Unlike static bits, restricted bits can be written when the device is operating outside of a software-shutdown state, however, they require that certain related blocks be powered down individually before they are changed (written).

The general bit type and access subtype is provided individually for every register bit in the "TYPE" column of the corresponding detailed register description table. For all bits with restricted-access subtypes, the dependency setting is also denoted in the "RES" column.

<u>Table 22</u> provides a detailed description of all device register types, access subtypes, and restriction dependencies used by this device. The write-access restrictions describe the specific device condition that should be met (and corresponding bit settings) before changing bits with that restriction type.

REGISTER TYPE	WRITE ACCESS	"TYPE" SYMBOL	SUMMARY OF WRITE-ACCESS RESTRICTION CONDITIONS	"RES" SYMBOL
Read	Read Only	R	None	—
Write	Dynamic	W-D	None	_
	Dynamic	RW-D	None	_
	Static	RW-S	EN	EN
			DSP_GLOBAL_EN	DSME
Read/Write			SPK_EN	SE
	Restricted	RW-R	SSM_EN	SSE
			CMON_EN	CE
			DMON_STUCK_EN	DSE

Table 22. Control Bit Types and Write-Access Restrictions

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DMON_MAG_EN	DME
ICC_RX_CHn_EN, ICC_TX_CHn_EN	ICCE
PCM_RX_CHn_EN, PCM_TX_CHn_EN	PCME
IVADC_V_EN	VEN
IVADC_I_EN	IEN
AMP_DSP_EN	DE
IRQ_EN	IE
SPK_EN, AMP_DSP_EN	SEDE
ENV_TRACKER_EN	ETE
IVADC_V_EN, IVADC_I_EN	IVE
MEAS_ADC_CH0_EN	A0E
MEAS_ADC_CH1_EN	A1E
MEAS_ADC_CH2_EN	A2E
BDE_EN	BDE
WDT_EN	WDE

Table 22. Control Bit Types and Write-Access Restrictions (continued)

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Register Map

Register Map

ADDRESS	NAME	MSB							LSB
SOFTWARE	ERESET		1	1	I	l	1	I	1
0x2000	SOFTWARE RESET[7:0]	_	_	_	_	_	_	-	RST
INTERRUP	TS	•		I	1		I		1
0x2002	INTERRUPT RAW 1[7:0]	THERM SHDN_S TART_R AW	THERM SHDN_E ND_RA W	THERM WARN_ START_ RAW	THERM WARN_ END_RA W	BDE_L4 _RAW	BDE_LE VEL_CH ANGE_R AW	BDE_AC TIVE_B GN_RA W	BDE_AC TIVE_EN D_RAW
0x2003	<u>INTERRUPT RAW</u> 2[7:0]	BST_UV LO_RA W	SPK_OV C_RAW	PWRUP _FAIL_R AW	PWRUP _DONE_ RAW	PWRDN _DONE_ RAW	BOOST CURRLI M_RAW	WATCH DOGFAI L_RAW	WATCH DOGWA RN_RA W
0x2004	INTERRUPT RAW 3[7:0]	_	DMON_ ERR_RA W	FRAME_ REC_RA W	FRAME_ ERR_RA W	LRCLK_ RATE_R EC_RA W	LRCLK_ RATE_E RR_RA W	BCLK_R ATE_RE C_RAW	BCLK_R ATE_ER R_RAW
0x2005	INTERRUPT STATE 1[7:0]	THERM SHDN_S TART_S TATE	THERM SHDN_E ND_STA TE	THERM WARN_ START_ STATE	THERM WARN_ END_ST ATE	BDE_L4 _STATE	BDE_LE VEL_CH ANGE_S TATE	BDE_AC TIVE_B GN_STA TE	BDE_AC TIVE_EN D_STAT E
0x2006	INTERRUPT STATE 2[7:0]	BST_UV LO_STA TE	SPK_OV C_STAT E	PWRUP _FAIL_S TATE	PWRUP _DONE_ STATE	PWRDN _DONE_ STATE	BOOST CURRLI M_STAT E	WATCH DOGFAI L_STAT E	WATCH DOGWA RN_STA TE
0x2007	INTERRUPT STATE 3[7:0]	_	DMON_ ERR_ST ATE	FRAME_ REC_ST ATE	FRAME_ ERR_ST ATE	LRCLK_ RATE_R EC_STA TE	LRCLK_ RATE_E RR_STA TE	BCLK_R ATE_RE C_STAT E	BCLK_R ATE_ER R_STAT E
0x2008	INTERRUPT FLAG 1[7:0]	THERM SHDN_S TART_F LAG	THERM SHDN_E ND_FLA G	THERM WARN_ START_ FLAG	THERM WARN_ END_FL AG	BDE_L4 _FLAG	BDE_LE VEL_CH ANGE_F LAG	BDE_AC TIVE_B GN_FLA G	BDE_AC TIVE_EN D_FLAG
0x2009	INTERRUPT FLAG 2[7:0]	BST_UV LO_FLA G	SPK_OV C_FLAG	PWRUP _FAIL_F _LAG	PWRUP _DONE_ FLAG	PWRDN _DONE_ FLAG	BOOST CURRLI M_FLAG	WATCH DOGFAI L_FLAG	WATCH DOGWA RN_FLA G
0x200A	INTERRUPT FLAG 3[7:0]	_	DMON_ ERR_FL AG	FRAME_ REC_FL AG	FRAME_ ERR_FL AG	LRCLK_ RATE_R EC_FLA G	LRCLK_ RATE_E RR_FLA G	BCLK_R ATE_RE C_FLAG	BCLK_R ATE_ER R_FLAG
0x200B	INTERRUPT ENABLE 1[7:0]	THERM SHDN_S TART_E N	THERM SHDN_E ND_EN	THERM WARN_ START_ EN	THERM WARN_ END_EN	BDE_L4 _EN	BDE_LE VEL_CH ANGE_E N	BDE_AC TIVE_B GN_EN	BDE_AC TIVE_EN D_EN
0x200C	INTERRUPT ENABLE 2[7:0]	BST_UV LO_EN	SPK_OV C_EN	PWRUP _FAIL_E	PWRUP _DONE_	PWRDN _DONE_	BOOST CURRLI	WATCH DOGFAI	WATCH DOGWA

ADDRESS	NAME	MSB							LSB
				N	EN	EN	M_EN	L_EN	RN_EN
0x200D	INTERRUPT ENABLE 3[7:0]	_	DMON_ ERR_EN	FRAME_ REC_EN	FRAME_ ERR_EN	LRCLK_ RATE_R EC_EN	LRCLK_ RATE_E RR_EN	 BCLK_R ATE_RE C_EN	BCLK_R ATE_ER R_EN
0x200E	INTERRUPT FLAG CLEAR 1[7:0]	THERM SHDN_S TART_C LR	THERM SHDN_E ND_CLR	THERM WARN_ START_ CLR	THERM WARN_ END_CL R	BDE_L4 _CLR	BDE_LE VEL_CH ANGE_C LR	BDE_AC TIVE_B GN_CLR	BDE_AC TIVE_EN D_CLR
0x200F	INTERRUPT FLAG CLEAR 2[7:0]	BST_UV LO_CLR	SPK_OV C_CLR	PWRUP _FAIL_C _LR	PWRUP _DONE_ CLR	PWRDN _DONE_ CLR	BOOST CURRLI M_CLR	WATCH DOGFAI L_CLR	WATCH DOGWA RN_CLR
0x2010	INTERRUPT FLAG CLEAR 3[7:0]	-	DMON_ ERR_CL R	FRAME_ REC_CL R	FRAME_ ERR_CL R	LRCLK_ RATE_R EC_CLR	LRCLK_ RATE_E RR_CLR	BCLK_R ATE_RE C_CLR	BCLK_R ATE_ER R_CLR
0x2011	IRQ CONTROL[7:0]	_	_	_	_	_	IRQ_MO DE	IRQ_PO L	IRQ_EN
CLOCK MO	NITOR		I		I		I		
0x2012	CLOCK MONITOR CONTROL[7:0]	СМО	CMON_BSELTOL[2:0] CMON_ERRTOL[2:0]				CMON_ AUTORE START_ EN	CMON_ EN	
DATA MON	ITOR								
0x2014	DATA MONITOR CONTROL[7:0]		AG_THRE I:0]		TUCK_TH [1:0]		URATION[0]	DMON_ MAG_E N	DMON_ STUCK_ EN
WATCHDO	G	1		1		1		1	
0x2015	WATCHDOG CONTROL[7:0]	-	-	-	-	WDT_TO	_SEL[1:0]	WDT_M ODE	WDT_E N
0x2016	WATCHDOG SW RESET[7:0]				WDT_SW	_RST[7:0]			
MEASURE	MENT ADC THRESHOLDS	5							
0x2017	MEAS ADC THERMAL WARNING THRESHHOLD[7:0]			MEAS	S_ADC_WA	RN_THRES	H[7:0]		
0x2018	MEAS ADC THERMAL SHUTDOWN THRESHHOLD[7:0]			MEAS	S_ADC_SHI	ON_THRES	H[7:0]		
0x2019	MEAS ADC THERMAL HYSTERESIS[7:0]	_	_	_		MEAS_AD	C_THERM_	_HYST[4:0]	
PIN CONFIG	GURATION								
0x201A	PIN CONFIG[7:0]	ICC_D	RV[1:0]	LRCLK_	DRV[1:0]	BCLK_E	DRV[1:0]	DOUT_I	DRV[1:0]
PCM INTER	FACE								
0x201B	PCM RX ENABLES A[7:0]	PCM_RX _CH7_E N	PCM_RX _CH6_E N	PCM_RX _CH5_E N	PCM_RX _CH4_E N	PCM_RX _CH3_E N	PCM_RX _CH2_E N	PCM_RX _CH1_E N	PCM_RX _CH0_E N
0x201C	PCM RX ENABLES B[7:0]	PCM_RX _CH15_ EN	PCM_RX _CH14_ EN	PCM_RX _CH13_ EN	PCM_RX _CH12_ EN	PCM_RX _CH11_ EN	PCM_RX _CH10_ EN	PCM_RX _CH9_E N	PCM_RX _CH8_E N

ADDRESS	NAME	MSB							LSB
0x201D	PCM TX ENABLES A[7:0]	PCM_TX _CH7_E N	PCM_TX _CH6_E N	PCM_TX _CH5_E N	PCM_TX _CH4_E N	PCM_TX _CH3_E N	PCM_TX _CH2_E N	PCM_TX _CH1_E N	PCM_TX _CH0_E N
0x201E	PCM TX ENABLES B[7:0]	PCM_TX _CH15_ EN	PCM_TX _CH14_ EN	PCM_TX _CH13_ EN	PCM_TX _CH12_ EN	PCM_TX _CH11_ EN	PCM_TX _CH10_ EN	PCM_TX _CH9_E N	PCM_TX _CH8_E N
0x201F	PCM TX HIZ CONTROL A[7:0]	PCM_TX _CH7_HI Z	PCM_TX _CH6_HI Z	PCM_TX _CH5_HI Z	PCM_TX _CH4_HI Z	PCM_TX _CH3_HI Z	PCM_TX _CH2_HI Z	PCM_TX _CH1_HI Z	PCM_TX _CH0_HI Z
0x2020	PCM TX HIZ CONTROL B[7:0]	PCM_TX _CH15_ HIZ	PCM_TX _CH14_ HIZ	PCM_TX _CH13_ HIZ	PCM_TX _CH12_ HIZ	PCM_TX _CH11_ HIZ	PCM_TX _CH10_ HIZ	PCM_TX _CH9_HI Z	PCM_TX _CH8_HI Z
0x2021	PCM CHANNEL SOURCES 1[7:0]	PCM	_DAC_BAS	S_SOURCE	Ξ[3:0]	PCM	_DAC_MAI	N_SOURCE	[3:0]
0x2022	PCM CHANNEL SOURCES 2[7:0]	Р	CM_IVADC	_I_DEST[3:	0]	P	CM_IVADC	_V_DEST[3:	0]
0x2023	PCM CHANNEL SOURCES 3[7:0]	PCM_IV ADC_IN TERLEA VE	_	_	_	PC	CM_AMP_D	SP_DEST[3	:0]
0x2024	PCM MODE CONFIG[7:0]	PCM_CH	ANSZ[1:0]	PCM	/_FORMAT	[2:0]	PCM_BC LKEDGE	PCM_C HANSEL	PCM_TX _EXTRA _HIZ
0x2025	PCM MASTER MODE[7:0]	-	PCM_CL K_SOUR CE		PCM_MCLH	(_RATE[3:0]	PCM_MST [1]	[R_MODE :0]
0x2026	PCM CLOCK SETUP[7:0]		PCM_M	SEL[3:0]			PCM_B	SEL[3:0]	
0x2027	PCM SAMPLE RATE SETUP 1[7:0]	-	-	_	-		SPK_S	SR[3:0]	
ICC									
0x202C	ICC RX ENABLES A[7:0]	ICC_RX _CH7_E N	ICC_RX _CH6_E N	ICC_RX _CH5_E N	ICC_RX _CH4_E N	ICC_RX _CH3_E N	ICC_RX _CH2_E N	ICC_RX _CH1_E N	ICC_RX _CH0_E N
0x202D	ICC RX ENABLES B[7:0]	ICC_RX _CH15_ EN	ICC_RX _CH14_ EN	ICC_RX _CH13_ EN	ICC_RX _CH12_ EN	ICC_RX _CH11_ EN	ICC_RX _CH10_ EN	ICC_RX _CH9_E N	ICC_RX _CH8_E N
0x202E	ICC TX ENABLES A[7:0]	ICC_TX_ CH7_EN	ICC_TX_ CH6_EN	ICC_TX_ CH5_EN	ICC_TX_ CH4_EN	ICC_TX_ CH3_EN	ICC_TX_ CH2_EN	ICC_TX_ CH1_EN	ICC_TX_ CH0_EN
0x202F	ICC TX ENABLES B[7:0]	ICC_TX_ CH15_E N	ICC_TX_ CH14_E N	ICC_TX_ CH13_E N	ICC_TX_ CH12_E N	ICC_TX_ CH11_E N	ICC_TX_ CH10_E N	ICC_TX_ CH9_EN	ICC_TX_ CH8_EN
0x2030	ICC HIZ MANUAL MODE[7:0]	_	_	_	-	-	-	ICC_TX_ EXTRA_ HIZ	ICC_TX_ HIZ_MA NUAL
0x2031	ICC TX HIZ ENABLES	ICC_TX_ CH7_HIZ	ICC_TX_ CH6_HIZ	ICC_TX_ CH5_HIZ	ICC_TX_ CH4_HIZ	ICC_TX_ CH3_HIZ	ICC_TX_ CH2_HIZ	ICC_TX_ CH1_HIZ	ICC_TX_ CH0_HIZ
0x2032	ICC TX HIZ ENABLES B[7:0]	ICC_TX_ CH15_HI Z	ICC_TX_ CH14_HI Z	ICC_TX_ CH13_HI Z	ICC_TX_ CH12_HI Z	ICC_TX_ CH11_HI Z	ICC_TX_ CH10_HI Z	ICC_TX_ CH9_HIZ	ICC_TX_ CH8_HIZ

ADDRESS	NAME	MSB							LSB
0x2033	ICC LINK ENABLES[7:0]	_	_	_	_	-	-	ICC_LIN K_EN	_
AMP DSP		•							
0x2039	AMP DSP CONFIG[7:0]	-	DAC_IN VERT	STARTU P_RAMP _BYPAS S	SHDN_R AMP_BY PASS	DAC_HA LF_REF _CURRE NT	DAC_DO UBLE_R FB	AMP_DI TH_EN	AMP_DC BLK_EN
AMP ENAB	LES								
0x203A	AMP ENABLES[7:0]	ENABLE _DEM	_	_	_	-	-	-	SPK_EN
TONE GEN	ERATOR								
0x203B	TONE GENERATOR AND DC CONFIG[7:0]	-	-	-	-		TONE_CC	0NFIG[3:0]	
SPEAKER									
0x203C	SPEAKER SOURCE SELECT[7:0]	-	-	-	-	-	-	SPK_SOL	JRCE[1:0]
0x203D	SPEAKER GAIN[7:0]	_	_	_	-	_	_	_	_
0x203E	<u>SSM</u> CONFIGURATION[7:0]	SSM_EN	_		GE_CTRL[:0]	_	SSM_	MOD_INDE	X[2:0]
IV ADC				1		1	1		
0x203F	MEASUREMENT ENABLES[7:0]	_	_	_	_	_	_	IVADC_I _EN	IVADC_ V_EN
0x2040	MEASUREMENT DSP CONFIG[7:0]	MEAS_I_[DCBLK[1:0]		_DCBLK[1:)]	_	MEAS_D ITH_EN	MEAS_I _DCBLK _EN	MEAS_V _DCBLK _EN
BOOST									
0x2041	BOOST CONTROL 0[7:0]	EXT_PV DD_EN	_	_		BS	ST_VOUT[4	:0]	
0x2042	BOOST CONTROL 3[7:0]	-	_	BST_SL OWSTA RT	BS	T_PHASE[2	2:0]	BST_SKIF	PLOAD[1:0
0x2043	BOOST CONTROL 1[7:0]	BST_SKI P_CONT ROL			E	ST_ILIM[6:0	0]		
MEASURE	MENT ADC								
0x2044	MEAS ADC CONFIG[7:0]	_	_	_	_	_	MEAS_A DC_CH2 _EN	MEAS_A DC_CH1 _EN	MEAS_A DC_CH0 _EN
0x2045	MEAS ADC BASE DIVIDE MSBYTE[7:0]			ME	AS_ADC_B	ASE_DIV[1	5:8]		
0x2046	MEAS ADC BASE DIVIDE LSBYTE[7:0]	MEAS_ADC_BASE_DIV[7:0]							
0x2047	MEAS ADC CHAN 0 DIVIDE[7:0]	MEAS_ADC_CH0_DIV[7:0]							
0x2048	MEAS ADC CHAN 1 DIVIDE[7:0]	MEAS_ADC_CH1_DIV[7:0]							
0x2049	MEAS ADC CHAN 2			М	EAS_ADC_	CH2_DIV[7	:0]		

ADDRESS	NAME	MSB							LSB		
	DIVIDE[7:0]										
0x204A	MEAS ADC CHAN 0 FILT CONFIG[7:0]	_	_	_	_	MEAS_A DC_CH0 _FILT_E N	MEAS_AD	DC_CH0_FIL 0]	T_AVG[2:		
0x204B	MEAS ADC CHAN 1 FILT CONFIG[7:0]	_	_	_	_	MEAS_A DC_CH1 _FILT_E N	MEAS_AD	MEAS_ADC_CH1_FILT_AVG[0]			
0x204C	MEAS ADC CHAN 2 FILT CONFIG[7:0]	_	_	_	_	MEAS_A DC_CH2 _FILT_E N	MEAS_AD	DC_CH2_FIL 0]	T_AVG[2:		
0x204D	MEAS ADC CHAN 0 READBACK[7:0]			ME	AS_ADC_0	CH0_DATA[7:0]				
0x204E	MEAS ADC CHAN 1 READBACK[7:0]			ME	AS_ADC_0	CH1_DATA[7:0]				
0x204F	MEAS ADC CHAN 2 READBACK[7:0]			ME	AS_ADC_C	CH2_DATA[7:0]				
DSP POWE	R GATING										
0x2050	DSP POWER GATING CONTROL[7:0]	_	_	POWER _GATE_ EXIT_TH RESH	POWER_	GATE_ENT SH[2:0]	RY_THRE	AUTO_M UTING_ EN	POWER _GATIN G_EN		
0x2051	DSP POWER GATING STATUS[7:0]	-	_	_	_	_	_	MUTE_A CTIVE	POWER _GATIN G_ACTI VE		
VBAT AND	PBDD STATUS						1				
0x2052	VBAT LOWEST STATUS[7:0]				VBAT_LO	WEST[7:0]					
0x2053	PVDD LOWEST STATUS[7:0]				PVDD_LO	WEST[7:0]					
BDE		1									
0x2054	BROWNOUT STATUS[7:0]	_	_	_	_	-	BE	DE_STATE[2	2:0]		
0x2055	BROWNOUT ENABLES[7:0]	-	_	-	_	-	AMP_DS P_EN	BDE_AM P_EN	BDE_EN		
0x2056	BROWNOUT LEVEL INFINITE HOLD[7:0]	-	-	-	_	-	_	BDE_L4 _INF_HL D	-		
0x2057	BROWNOUT LEVEL INFINITE HOLD CLEAR[7:0]	-	-	-	_	-	_	BDE_L4 _HLD_R _LS	-		
0x2058	BROWNOUT LEVEL HOLD[7:0]				BDE_H	ILD[7:0]					
0x2059	BROWNOUT LEVEL 1 THRESHOLD[7:0]			E	BDE_L1_VT	HRESH[7:0)]				
0x205A	BROWNOUT LEVEL 2	2 BDE_L2_VTHRESH[7:0]									

ADDRESS	NAME	MSB							LSB
	THRESHOLD[7:0]			1		1	1	1	
0x205B	BROWNOUT LEVEL 3 THRESHOLD[7:0]			E	3DE_L3_VT	HRESH[7:0)]		
0x205C	BROWNOUT LEVEL 4 THRESHOLD[7:0]			E	BDE_L4_VT	HRESH[7:0	0]		
0x205D	BROWNOUT THRESHOLD HYSTERYSIS[7:0]			BE	DE_VTHRE	SH_HYST[7	7:0]		
0x205E	BROWNOUT AMP LIMITER ATTACK RELEASE[7:0]		AMP_LIM	I_ATK[3:0]			AMP_LIN	1_RLS[3:0]	
0x205F	BROWNOUT AMP GAIN ATTACK RELEASE[7:0]		AMP_GAII	N_ATK[3:0]			AMP_GAI	N_RLS[3:0]	
0x2060	BROWNOUT AMP1 CLIP MODE[7:0]	_	_	-	-	_	_	-	AMP_CL IP_MOD E
0x2061	BROWNOUT LEVEL 1 CURRENT LIMIT[7:0]	_			BD	E_L1_ILIM[[6:0]		
0x2062	BROWNOUT LEVEL 1 AMP 1 CONTROL 1[7:0]	_	_	-	-		BDE_L1_AN	/IP1_LIM[3:0	0]
0x2063	BROWNOUT LEVEL 1 AMP 1 CONTROL 2[7:0]	_	_	BDE_L1_AMP1_CLIP[5:0]					
0x2064	BROWNOUT LEVEL 1 AMP 1 CONTROL 3[7:0]	_	_		В	DE_L1_AM	P1_GAIN[5	:0]	
0x2065	BROWNOUT LEVEL 2 CURRENT LIMIT[7:0]	-			BD	E_L2_ILIM[[6:0]		
0x2066	BROWNOUT LEVEL 2 AMP 1 CONTROL 1[7:0]	_	_	-	_		BDE_L2_AN	/IP1_LIM[3:0	D]
0x2067	BROWNOUT LEVEL 2 AMP 1 CONTROL 2[7:0]	_	_		В	DE_L2_AN	IP1_CLIP[5:	0]	
0x2068	BROWNOUT LEVEL 2 AMP 1 CONTROL 3[7:0]	_	_		В	DE_L2_AM	P1_GAIN[5	:0]	
0x2069	BROWNOUT LEVEL 3 CURRENT LIMIT[7:0]	_			BD	E_L3_ILIM[[6:0]		
0x206A	BROWNOUT LEVEL 3 AMP 1 CONTROL 1[7:0]	_	_	– – BDE_L3_AMP1_LIM[3:0]					0]
0x206B	BROWNOUT LEVEL 3 AMP 1 CONTROL 2[7:0]	_	_	BDE_L3_AMP1_CLIP[5:0]					
0x206C	BROWNOUT LEVEL 3 AMP 1 CONTROL 3[7:0]	_	_		В	DE_L3_AM	P1_GAIN[5	:0]	

ADDRESS	NAME	MSB							LSB
0x206D	BROWNOUT LEVEL 4 CURRENT LIMIT[7:0]	_		1	BD	E_L4_ILIM[6:0]	1	1
0x206E	BROWNOUT LEVEL 4 AMP 1 CONTROL 1[7:0]	-	-	– – BDE_L4_AMP1_LIM[3:0]					
0x206F	BROWNOUT LEVEL 4 AMP 1 CONTROL 2[7:0]	BDE_L4 _AMP1_ MUTE	-		В	DE_L4_AM	P1_CLIP[5:	0]	
0x2070	BROWNOUT LEVEL 4 AMP 1 CONTROL 3[7:0]	-	-		В	DE_L4_AM	P1_GAIN[5:	0]	
0x2071	BROWNOUT LOWEST STATUS[7:0]	-	-	-	_	-	BDE	E_LOWEST	[2:0]
0x2072	BROWNOUT ILIM HOLD[7:0]				BDE_ILIN	I_HLD[7:0]			
0x2073	BROWNOUT LIM HOLD[7:0]				BDE_LIM	_HLD[7:0]			
0x2074	BROWNOUT CLIP HOLD[7:0]				BDE_CLIF	P_HLD[7:0]			
0x2075	BROWNOUT GAIN HOLD[7:0]				BDE_GAIN	N_HLD[7:0]			
ENVELOPE	TRACKER	•							
0x2076	ENV TRACKER VOUT HEADROOM[7:0]	_	_	_	ENV_1	RACKER_I	BST_VOUT	_HEADROO	DM[4:0]
0x2077	ENV TRACKER BOOST VOUT DELAY[7:0]	ENV_TR ACKER_ BDE_M ODE	_		<u> </u>	ENV_BYP_	DELAY[5:0]		
0x2078	ENV TRACKER RELEASE RATE[7:0]	-	_	S_RATE_	CKER_RL SCALE[1:)]	-	ENV_TRA	CKER_RLS 0]	S_RATE[2:
0x2079	ENV TRACKER HOLD RATE[7:0]	_	_	_	_	_	ENV_TRA	CKER_HO 2:0]	LD_RATE[
0x207A	ENV TRACKER CONTROL[7:0]	-	-	-	-	-	-	_	ENV_TR ACKER_ EN
0x207B	ENV TRACKER BOOST VOUT READBACK[7:0]	-	-	-	E	NV_TRACK	ER_BST_V	OUT_RD[4	0]
BOOST BY	PASS								
0x207C	BOOST BYPASS 1[7:0]	_	BST_CU RRLIM_ MASK_E N	– – BST_BYP_HEADROOM[3:0]				3:0]	
0x207D	BOOST BYPASS 2[7:0]	-	BST_0		MASK_TIME	ER[3:0]	-		_MODE[1:)]
0x207E	BOOST BYPASS 3[7:0]	-	-	– – BST_BYP_HOLD_TIME[3:0]					
FET SCALI	NG								

ADDRESS	NAME	MSB							LSB		
0x207F	FET SCALING 1[7:0]	-	_	-	-	-	_		「_SCALE_ E[1:0]		
0x2080	FET SCALING 2[7:0]	_	_	-	A	MP_FET_S	CALE_THR	ESHOLD[4	:0]		
0x2081	FET SCALING 3[7:0]	_	-	-	– AMP_FET_SCALE_HYST[3:0]						
0x2082	FET SCALING 4[7:0]	_	_	_	-	AMP_F	FET_SCALE	E_HOLD_TI	ME[3:0]		
ADVANCED	SETTINGS			1			1		1		
0x2084	ADVANCED SETTINGS[7:0]	-	-	-	-	-	-	-	SPK_SP EEDUP		
DSM EQ BI	QUAD 1										
0x2129	<u>DSM_EQ_BQ1_B0_BY</u> <u>TE0[7:0]</u>				DSM_EQ_	BQ1_B0[7:0]				
0x212A	<u>DSM_EQ_BQ1_B0_BY</u> <u>TE1[7:0]</u>				DSM_EQ_E	3Q1_B0[15:8	3]				
0x212B	DSM_EQ_BQ1_B0_BY TE2[7:0]				DSM_EQ_B	Q1_B0[23:1	6]				
0x212D	DSM_EQ_BQ1_B1_BY TE0[7:0]				DSM_EQ_I	BQ1_B1[7:0]				
0x212E	<u>DSM_EQ_BQ1_B1_BY</u> TE1[7:0]				DSM_EQ_E	3Q1_B1[15:8	3]				
0x212F	DSM_EQ_BQ1_B1_BY TE2[7:0]				DSM_EQ_B	Q1_B1[23:1	6]				
0x2131	DSM_EQ_BQ1_B2_BY TE0[7:0]				DSM_EQ_	BQ1_B2[7:0]				
0x2132	<u>DSM_EQ_BQ1_B2_BY</u> TE1[7:0]				DSM_EQ_E	3Q1_B2[15:8	3]				
0x2133	DSM_EQ_BQ1_B2_BY TE2[7:0]				DSM_EQ_B	Q1_B2[23:1	6]				
0x2135	DSM_EQ_BQ1_A1_BY TE0[7:0]				DSM_EQ_I	BQ1_A1[7:0]				
0x2136	DSM_EQ_BQ1_A1_BY TE1[7:0]				DSM_EQ_E	3Q1_A1[15:8	3]				
0x2137	DSM_EQ_BQ1_A1_BY TE2[7:0]				DSM_EQ_B	Q1_A1[23:1	6]				
0x2139	DSM_EQ_BQ1_A2_BY TE0[7:0]				DSM_EQ_	BQ1_A2[7:0]				
0x213A	DSM_EQ_BQ1_A2_BY TE1[7:0]				DSM_EQ_E	3Q1_A2[15:8	3]				
0x213B	DSM_EQ_BQ1_A2_BY TE2[7:0]	DSM_EQ_BQ1_A2[23:16]									
DSM EQ BI	QUAD 2										
0x213D	<u>DSM_EQ_BQ2_B0_BY</u> <u>TE0[7:0]</u>	DSM_EQ_BQ2_B0[7:0]									
0x213E	<u>DSM_EQ_BQ2_B0_BY</u> TE1[7:0]				DSM_EQ_E	3Q2_B0[15:8	3]				
0x213F	DSM_EQ_BQ2_B0_BY TE2[7:0]				DSM_EQ_BQ2_B0[23:16]						

ADDRESS	NAME	MSB							LSB		
0x2141	<u>DSM_EQ_BQ2_B1_BY</u> <u>TE0[7:0]</u>				DSM_EQ_I	BQ2_B1[7:0]				
0x2142	<u>DSM_EQ_BQ2_B1_BY</u> TE1[7:0]			I	DSM_EQ_E	3Q2_B1[15:8	3]				
0x2143	<u>DSM_EQ_BQ2_B1_BY</u> <u>TE2[7:0]</u>			C	SM_EQ_B	Q2_B1[23:1	6]				
0x2145	<u>DSM_EQ_BQ2_B2_BY</u> <u>TE0[7:0]</u>				DSM_EQ_I	BQ2_B2[7:0]				
0x2146	<u>DSM_EQ_BQ2_B2_BY</u> <u>TE1[7:0]</u>			I	DSM_EQ_E	3Q2_B2[15:8	3]				
0x2147	<u>DSM_EQ_BQ2_B2_BY</u> <u>TE2[7:0]</u>			C	SM_EQ_B	Q2_B2[23:1	6]				
0x2149	<u>DSM_EQ_BQ2_A1_BY</u> <u>TE0[7:0]</u>				DSM_EQ_	BQ2_A1[7:0]				
0x214A	DSM_EQ_BQ2_A1_BY TE1[7:0]			I	DSM_EQ_E	3Q2_A1[15:8	3]				
0x214B	DSM_EQ_BQ2_A1_BY TE2[7:0]			C	SM_EQ_B	Q2_A1[23:1	6]				
0x214D	DSM_EQ_BQ2_A2_BY TE0[7:0]				DSM_EQ_	BQ2_A2[7:0]				
0x214E	<u>DSM_EQ_BQ2_A2_BY</u> <u>TE1[7:0]</u>			I	DSM_EQ_E	3Q2_A2[15:8	3]				
0x214F	<u>DSM_EQ_BQ2_A2_BY</u> <u>TE2[7:0]</u>			C	SM_EQ_B	Q2_A2[23:1	6]				
DSM EQ BI	QUAD 3										
0x2151	DSM_EQ_BQ3_B0_BY TE0[7:0]				DSM_EQ_I	BQ3_B0[7:0]				
0x2152	<u>DSM_EQ_BQ3_B0_BY</u> TE1[7:0]			I	DSM_EQ_E	3Q3_B0[15:8	3]				
0x2153	DSM_EQ_BQ3_B0_BY TE2[7:0]			C	SM_EQ_B	Q3_B0[23:1	6]				
0x2155	<u>DSM_EQ_BQ3_B1_BY</u> <u>TE0[7:0]</u>				DSM_EQ_I	BQ3_B1[7:0]				
0x2156	DSM_EQ_BQ3_B1_BY TE1[7:0]			I	DSM_EQ_E	3Q3_B1[15:8	3]				
0x2157	DSM_EQ_BQ3_B1_BY TE2[7:0]			C	SM_EQ_B	Q3_B1[23:1	6]				
0x2159	DSM_EQ_BQ3_B2_BY TE0[7:0]				DSM_EQ_	BQ3_B2[7:0]				
0x215A	<u>DSM_EQ_BQ3_B2_BY</u> <u>TE1[7:0]</u>			I	DSM_EQ_E	3Q3_B2[15:8	3]				
0x215B	<u>DSM_EQ_BQ3_B2_BY</u> TE2[7:0]		DSM_EQ_BQ3_B2[23:16]								
0x215D	<u>DSM_EQ_BQ3_A1_BY</u> TE0[7:0]				DSM_EQ_	BQ3_A1[7:0]				
0x215E	<u>DSM_EQ_BQ3_A1_BY</u> TE1[7:0]			I	DSM_EQ_E	3Q3_A1[15:8	3]				

ADDRESS	NAME	MSB							LSB	
0x215F	DSM_EQ_BQ3_A1_BY TE2[7:0]			E	SM_EQ_B	Q3_A1[23:1	6]			
0x2161	DSM_EQ_BQ3_A2_BY TE0[7:0]				DSM_EQ_I	BQ3_A2[7:0]			
0x2162	<u>DSM_EQ_BQ3_A2_BY</u> <u>TE1[7:0]</u>			I	DSM_EQ_E	3Q3_A2[15:8	3]			
0x2163	DSM_EQ_BQ3_A2_BY TE2[7:0]			C	SM_EQ_B	Q3_A2[23:1	6]			
DSM EQ BI	QUAD 4									
0x2165	<u>DSM_EQ_BQ4_B0_BY</u> <u>TE0[7:0]</u>				DSM_EQ_I	BQ4_B0[7:0]			
0x2166	<u>DSM_EQ_BQ4_B0_BY</u> <u>TE1[7:0]</u>			l	DSM_EQ_E	3Q4_B0[15:8	3]			
0x2167	<u>DSM_EQ_BQ4_B0_BY</u> <u>TE2[7:0]</u>			C	SM_EQ_B	Q4_B0[23:1	6]			
0x2169	DSM_EQ_BQ4_B1_BY TE0[7:0]				DSM_EQ_I	BQ4_B1[7:0]			
0x216A	<u>DSM_EQ_BQ4_B1_BY</u> TE1[7:0]			I	DSM_EQ_E	3Q4_B1[15:8	3]			
0x216B	DSM_EQ_BQ4_B1_BY TE2[7:0]			C	SM_EQ_B	Q4_B1[23:1	6]			
0x216D	DSM_EQ_BQ4_B2_BY TE0[7:0]				DSM_EQ_I	BQ4_B2[7:0]			
0x216E	DSM_EQ_BQ4_B2_BY TE1[7:0]			I	DSM_EQ_E	3Q4_B2[15:8	3]			
0x216F	DSM_EQ_BQ4_B2_BY TE2[7:0]			C	SM_EQ_B	Q4_B2[23:1	6]			
0x2171	DSM_EQ_BQ4_A1_BY TE0[7:0]				DSM_EQ_I	BQ4_A1[7:0]			
0x2172	DSM_EQ_BQ4_A1_BY TE1[7:0]				DSM_EQ_E	3Q4_A1[15:8	3]			
0x2173	DSM_EQ_BQ4_A1_BY TE2[7:0]			E	SM_EQ_B	Q4_A1[23:1	6]			
0x2175	DSM_EQ_BQ4_A2_BY TE0[7:0]				DSM_EQ_I	BQ4_A2[7:0]			
0x2176	DSM_EQ_BQ4_A2_BY TE1[7:0]				DSM_EQ_E	3Q4_A2[15:8	3]			
0x2177	DSM_EQ_BQ4_A2_BY TE2[7:0]			C	SM_EQ_B	Q4_A2[23:1	6]			
DSM EQ BI	QUAD 5									
0x2179	<u>DSM_EQ_BQ5_B0_BY</u> <u>TE0[7:0]</u>	DSM_EQ_BQ5_B0[7:0]								
0x217A	DSM_EQ_BQ5_B0_BY TE1[7:0]				DSM_EQ_E	3Q5_B0[15:8	3]			
0x217B	DSM_EQ_BQ5_B0_BY TE2[7:0]			[SM_EQ_B	Q5_B0[23:1	6]			
0x217D	DSM_EQ_BQ5_B1_BY				DSM_EQ_I	BQ5_B1[7:0]			

ADDRESS	NAME	MSB							LSB	
	<u>TE0[7:0]</u>				I			1		
0x217E	DSM_EQ_BQ5_B1_BY TE1[7:0]			I	DSM_EQ_B	Q5_B1[15:8	3]			
0x217F	DSM_EQ_BQ5_B1_BY TE2[7:0]			C	SM_EQ_B	Q5_B1[23:1	6]			
0x2181	DSM_EQ_BQ5_B2_BY TE0[7:0]		DSM_EQ_BQ5_B2[7:0]							
0x2182	DSM_EQ_BQ5_B2_BY TE1[7:0]			I	DSM_EQ_B	Q5_B2[15:8	3]			
0x2183	DSM_EQ_BQ5_B2_BY TE2[7:0]			C	SM_EQ_B	Q5_B2[23:1	6]			
0x2185	DSM_EQ_BQ5_A1_BY TE0[7:0]				DSM_EQ_E	3Q5_A1[7:0]			
0x2186	DSM_EQ_BQ5_A1_BY TE1[7:0]			I	DSM_EQ_B	Q5_A1[15:8	3]			
0x2187	DSM_EQ_BQ5_A1_BY TE2[7:0]			C	SM_EQ_B	Q5_A1[23:1	6]			
0x2189	DSM_EQ_BQ5_A2_BY TE0[7:0]				DSM_EQ_E	3Q5_A2[7:0]			
0x218A	DSM_EQ_BQ5_A2_BY TE1[7:0]			I	DSM_EQ_B	Q5_A2[15:8	3]			
0x218B	DSM_EQ_BQ5_A2_BY TE2[7:0]		DSM_EQ_BQ5_A2[23:16]							
DSM EQ BI	QUAD 6									
0x218D	DSM_EQ_BQ6_B0_BY TE0[7:0]				DSM_EQ_E	3Q6_B0[7:0]			
0x218E	DSM_EQ_BQ6_B0_BY TE1[7:0]			I	DSM_EQ_B	Q6_B0[15:8	3]			
0x218F	DSM_EQ_BQ6_B0_BY TE2[7:0]			C	SM_EQ_B	Q6_B0[23:1	6]			
0x2191	DSM_EQ_BQ6_B1_BY TE0[7:0]				DSM_EQ_E	3Q6_B1[7:0]			
0x2192	DSM_EQ_BQ6_B1_BY TE1[7:0]			I	DSM_EQ_B	Q6_B1[15:8	3]			
0x2193	DSM_EQ_BQ6_B1_BY TE2[7:0]			C	SM_EQ_B	Q6_B1[23:1	6]			
0x2195	DSM_EQ_BQ6_B2_BY TE0[7:0]				DSM_EQ_E	3Q6_B2[7:0]			
0x2196	DSM_EQ_BQ6_B2_BY TE1[7:0]			I	DSM_EQ_B	Q6_B2[15:8	3]			
0x2197	DSM_EQ_BQ6_B2_BY TE2[7:0]	DSM_EQ_BQ6_B2[23:16]								
0x2199	DSM_EQ_BQ6_A1_BY TE0[7:0]				DSM_EQ_E	3Q6_A1[7:0]			
0x219A	DSM_EQ_BQ6_A1_BY TE1[7:0]			I	DSM_EQ_B	Q6_A1[15:8	3]			
0x219B	DSM_EQ_BQ6_A1_BY				SM_EQ_B	Q6_A1[23:1	6]			

ADDRESS	NAME	MSB							LSB		
	<u>TE2[7:0]</u>			1		1	1	1			
0x219D	DSM_EQ_BQ6_A2_BY TE0[7:0]				DSM_EQ_E	3Q6_A2[7:0]				
0x219E	DSM_EQ_BQ6_A2_BY TE1[7:0]			I	DSM_EQ_B	Q6_A2[15:8	3]				
0x219F	DSM_EQ_BQ6_A2_BY TE2[7:0]		DSM_EQ_BQ6_A2[23:16]								
DSM EQ BI	QUAD 7										
0x21A1	<u>DSM_EQ_BQ7_B0_BY</u> <u>TE0[7:0]</u>				DSM_EQ_E	BQ7_B0[7:0]				
0x21A2	DSM_EQ_BQ7_B0_BY TE1[7:0]			I	DSM_EQ_B	Q7_B0[15:8	3]				
0x21A3	DSM_EQ_BQ7_B0_BY TE2[7:0]			C	SM_EQ_B	Q7_B0[23:1	6]				
0x21A5	DSM_EQ_BQ7_B1_BY TE0[7:0]				DSM_EQ_E	BQ7_B1[7:0]				
0x21A6	DSM_EQ_BQ7_B1_BY TE1[7:0]			I	DSM_EQ_B	Q7_B1[15:8	3]				
0x21A7	DSM_EQ_BQ7_B1_BY TE2[7:0]			C	SM_EQ_B	Q7_B1[23:1	6]				
0x21A9	DSM_EQ_BQ7_B2_BY TE0[7:0]				DSM_EQ_E	3Q7_B2[7:0]				
0x21AA	DSM_EQ_BQ7_B2_BY TE1[7:0]			I	DSM_EQ_B	Q7_B2[15:8	3]				
0x21AB	DSM_EQ_BQ7_B2_BY TE2[7:0]			C	SM_EQ_B	Q7_B2[23:1	6]				
0x21AD	DSM_EQ_BQ7_A1_BY TE0[7:0]				DSM_EQ_E	3Q7_A1[7:0]				
0x21AE	DSM_EQ_BQ7_A1_BY TE1[7:0]			I	DSM_EQ_B	Q7_A1[15:8	3]				
0x21AF	DSM_EQ_BQ7_A1_BY TE2[7:0]			C	SM_EQ_B	Q7_A1[23:1	6]				
0x21B1	DSM_EQ_BQ7_A2_BY TE0[7:0]				DSM_EQ_E	3Q7_A2[7:0]				
0x21B2	DSM_EQ_BQ7_A2_BY TE1[7:0]				DSM_EQ_B	Q7_A2[15:8	3]				
0x21B3	DSM_EQ_BQ7_A2_BY TE2[7:0]			C	SM_EQ_B	Q7_A2[23:1	6]				
DSM EQ BI	QUAD 8										
0x21B5	DSM_EQ_BQ8_B0_BY TE0[7:0]		DSM_EQ_BQ8_B0[7:0]								
0x21B6	DSM_EQ_BQ8_B0_BY TE1[7:0]		DSM_EQ_BQ8_B0[15:8]								
0x21B7	DSM_EQ_BQ8_B0_BY TE2[7:0]			C	SM_EQ_B	Q8_B0[23:1	6]				
0x21B9	DSM_EQ_BQ8_B1_BY TE0[7:0]				DSM_EQ_E	3Q8_B1[7:0]				

ADDRESS	NAME	MSB							LSB
0x21BA	<u>DSM_EQ_BQ8_B1_BY</u> TE1[7:0]				DSM_EQ_B	Q8_B1[15:8	3]		
0x21BB	DSM_EQ_BQ8_B1_BY TE2[7:0]			Γ	DSM_EQ_B	Q8_B1[23:1	6]		
0x21BD	<u>DSM_EQ_BQ8_B2_BY</u> <u>TE0[7:0]</u>				DSM_EQ_E	3Q8_B2[7:0]]		
0x21BE	DSM_EQ_BQ8_B2_BY TE1[7:0]				DSM_EQ_B	Q8_B2[15:8	3]		
0x21BF	DSM_EQ_BQ8_B2_BY TE2[7:0]			E	DSM_EQ_B	Q8_B2[23:1	6]		
0x21C1	DSM_EQ_BQ8_A1_BY TE0[7:0]				DSM_EQ_E	3Q8_A1[7:0]]		
0x21C2	DSM_EQ_BQ8_A1_BY TE1[7:0]				DSM_EQ_B	Q8_A1[15:8	3]		
0x21C3	DSM_EQ_BQ8_A1_BY TE2[7:0]			Γ	DSM_EQ_B	Q8_A1[23:1	6]		
0x21C5	<u>DSM_EQ_BQ8_A2_BY</u> <u>TE0[7:0]</u>				DSM_EQ_E	3Q8_A2[7:0]]		
0x21C6	<u>DSM_EQ_BQ8_A2_BY</u> <u>TE1[7:0]</u>				DSM_EQ_B	Q8_A2[15:8	3]		
0x21C7	<u>DSM_EQ_BQ8_A2_BY</u> <u>TE2[7:0]</u>			Γ	DSM_EQ_B	Q8_A2[23:1	6]		
DSM DRC									
0x2380	DSMIG WB DRC RELEASE TIME 1[7:0]				DRC_R	LS[15:8]			
0x2381	DSMIG WB DRC RELEASE TIME 2[7:0]				DRC_F	RLS[7:0]			
0x2382	DSMIG WB DRC ATTACK TIME 1[7:0]				DRC_A	TK[15:8]			
0x2383	DSMIG WB DRC ATTACK TIME 2[7:0]				DRC_A	ATK[7:0]			
0x2384	DSMIG WB DRC COMPRESSION RATIO[7:0]	-	_	-	_		DRC_COM	p_ratio[3:	0]
0x2385	DSMIG WB DRC COMPRESSION THRESHOLD[7:0]	_	_		D	RC_COMP_	_THRESH[5	5:0]	
0x2386	DSMIG WB DRC MAKEUPGAIN[7:0]	_	_	_	-	C	DRC_MAKE	UPGAIN[3:	0]
0x2387	DSMIG WB DRC NOISE GATE THRESHOLD[7:0]	_	_	_		DRC_	NG_THRE	SH[4:0]	
0x2388	DSMIG WBDRC HPF ENABLE[7:0]	_	_	DRC_H					
DSM PPR					•				
0x238B	DSMIG PPR THRESHOLD[7:0]	-	_	- PPR_THRESH[5:0]					
DSM THERI	MAL PROTECTION	1		1					

0x238E	DSM TPROT THRESHOLD BYTE								
[0[7:0]			DSM_	TPROT_TE	MP_THRES	SH[7:0]	·	
	DSM TPROT THRESHOLD BYTE 1[7:0]			DSM_1	PROT_TE	MP_THRES	H[15:8]		
0x2390	DSM TPROT ROOM TEMPERATURE BYTE0[7:0]			DSM	_TPROT_R	OOM_TEM	P[7:0]		
0x2391	DSM TPROT ROOM TEMPERATURE BYTE 1[7:0]		DSM_TPROT_ROOM_TEMP[15:8]						
0x2392	DSM TPROT RECIP RDC ROOM BYTE0[7:0]			DSM_TF	ROT_REC	IP_RDC_R	DOM[7:0]		
0x2393 [DSM TPROT RECIP RDC ROOM BYTE1[7:0]			DSM_TP	ROT_RECI	P_RDC_RC	OM[15:8]		
0x2394	DSM TPROT RECIP RDC ROOM BYTE2[7:0]			DSM_TPF	ROT_RECIF	P_RDC_RO	OM[23:16]		
NV7306 -	DSM TPROT RECIP TCONST BYTE0[7:0]			DSM_	TPROT_RE	CIP_TCON	ST[7:0]		
	DSM TPROT RECIP TCONST BYTE1[7:0]		DSM_TPROT_RECIP_TCONST[15:8]						
	DSM TPROT RECIP TCONST BYTE2[7:0]			DSM_T	PROT_REC	CIP_TCONS	T[23:16]		
0x2398	DSM TPROT ATTENUATION SETTINGS[7:0]	_	_	_	_		ROT_ATTN P[1:0]		ROT_MAX N[1:0]
	DSM TPROT PG TEMP THRESH BYTE0[7:0]			DSM_TF	ROT_PG_	TEMP_THR	ESH[7:0]		
	DSM TPROT PG TEMP THRESH BYTE1[7:0]			DSM_TP	ROT_PG_1	EMP_THRE	ESH[15:8]		
0x239C	THERMAL RESISTANCE RD BACK BYTE1[7:0]	-	-		THE	RMAL_RDC	_RD_BACK	[13:8]	
0x239D	THERMAL RESISTANCE RD BACK BYTE0[7:0]			THE	RMAL_RD0	C_RD_BACH	< [7:0]		
DSM EXCUR	SION PROTECTION								
0x23A4	DSMIG EXCURSION PROTECTION RELEASE TIME BYTE 0[7:0]			EXC	CURSION_I	PROT_RLS	[7:0]		
0x23A5	DSMIG EXCURSION PROTECTION RELEASE TIME BYTE 1[7:0]		EXCURSION_PROT_RLS[15:8]						
	DSMIG EXCURSION	-			EXCURSIO	N_PROT_T	HRESH[6:0]	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

ADDRESS	NAME	MSB							LSB	
	PROTECTION THRESHOLD[7:0]									
0x23A7	DSMIG EXCURSION PROTECTION DEL BUFFER[7:0]			EXCURSI	ON_PROT_	DELAY_BU	FFER[7:0]			
DSM DEBU	ZZER									
0x23B5	DSMIG DEBUZZER THRESHOLD[7:0]	-	-			DBZ_THF	RESH[5:0]			
DSM VOLU	ME CONTROL									
0x23B9	DSM VOL ENA[7:0]	DSM_VC	DSM_VOL_RAMP_TIME[2:0] DSM_V DU_ DSM_VOL_RAMP_TIME[2:0] DSM_V DU_ OL_RAM OI P_DN_B P_ YP							
0x23BA	DSM_VOL_CTRL[7:0]		DSM_VOL_CTRL[7:0]							
DSM ENAB	LES									
0x23E0	DSMIG ENABLES[7:0]	STEREO _BASS_ EN	WBDRC _EN	EQ8_EN	BASS_E XT_EN	EXCURS ION_PR OT_EN	PPR_EN	DEBUZZ ER_EN	THERM AL_PRO T_EN	
0x23E1	DSP GLOBAL ENABLE[7:0]	-	-	-	-	-	-	_	DSP_GL OBAL_E N	
DSM GAIN	RESULTS			1		1				
0x23F0	DSM_THERMAL_GAIN[7:0]			D	SM_THERM	IAL_GAIN[7	:0]			
0x23F1	DSM_PPR_GAIN[7:0]				DSM_PPR	_GAIN[7:0]				
0x23F2	DSM_DBZ_GAIN[7:0]				DSM_DBZ	_GAIN[7:0]				
0x23F3	DSM_WBDRC_GAIN[7: 0]			C	SM_WBDF	C_GAIN[7:0)]			
GLOBAL E	NABLE									
0x23FF	GLOBAL ENABLE[7:0]	-	-	-	-	-	-	-	EN	
ID READBA	СК									
0x24FF	<u>REV ID[7:0]</u>				REV_	ID[7:0]				

Register Details

SOFTWARE RESET (0x2000)

BIT	7	6	5	4	3	2	1	0
Field	· ·			•	•	-	•	RST
Field			-	_	_	_	_	ROI
Reset	_	_	-	_	_	_	-	0b0
Access Type	-	-	-	-	_	_	_	Write Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
RST	0	_	Triggers a morthe device. After further action is reset. This is a	er software resonance required to re	et, no lease the			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			is immediately cleared to zero after writing. Writing a 1 to RST resets all I ² C registers to their default values. Writing a 0 to RST has no effect. RST always reads back 0.	

INTERRUPT RAW 1 (0x2002)

BIT	7	6	5	4	3	2	1	0		
Field	THERMSH DN_START _RAW	THERMSH DN_END_R AW	THERMWA RN_START _RAW	THERMWA RN_END_R AW	BDE_L4_R AW	BDE_LEVE L_CHANGE _RAW	BDE_ACTI VE_BGN_R AW	BDE_ACTI VE_END_R AW		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0		
Access Type	Read Only	Read Only	Read Only Read Only Read Only Read Only Read Only F				Read Only			
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
THERMSH DN_START _RAW	7	_	Raw value of th indicator.	nermal-shutdov	vn begin	0: Die tempera shutdown limit 1: Die tempera shutdown limit				
THERMSH DN_END_R AW	6	_	Raw value of thermal-shutdown end indicator.							
THERMWA RN_START _RAW	5	_	Raw value of th indicator.	0: Die temperature below Raw value of thermal-warning begin				-		
THERMWA RN_END_R AW	4	_	Raw value of th indicator.	nermal-warning	l end	0: Die tempera limit 1: Die tempera limit		-		
BDE_L4_R AW	3	-	High when the entered level 4		has	0: Brownout co 1: Brownout co				
BDE_LEVE L_CHANGE _RAW	2	_	Pulses high wh level to anothe		s from one	0: BDE level is 1: BDE level is				
BDE_ACTI VE_BGN_R AW	1	_	High when the BDE is active and is no longer in the normal state. BDE_STATE = 0 1: Brownout-detection eng BDE_STATE > 0				: 0 etection engine			
BDE_ACTI VE_END_R AW	0	_	High when the the normal stat		ive and is in	0: Brownout de BDE_STATE > 1: Brownout de BDE_STATE =	• 0 etection engine			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

INTERRUPT RAW 2 (0x2003)

BIT	7	6	5	4	3	2	1	0
Field	BST_UVLO _RAW	SPK_OVC_ RAW	PWRUP_F AIL_RAW	PWRUP_D ONE_RAW	PWRDN_D ONE_RAW	BOOSTCU RRLIM_RA W	WATCHDO GFAIL_RA W	WATCHDO GWARN_R AW
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
BST_UVLO _RAW	7	-	Raw value of b	oost undervolta	age lockout.	0: Boost voltag 1: Boost voltag		
SPK_OVC_ RAW	6	-	Raw value of s	peaker overcu	rrent limit.	0: Speaker ove 1: Speaker ove		
PWRUP_F AIL_RAW	5	_	Raw value of power-up fail. Raw value of power-up fail. 0: No power-up failure 1: Device has failed to complete up routine after setting EN = 1. measurement ADC temperature				l. Check	
PWRUP_D ONE_RAW	4	-	Raw value of p	ower-up done.		0: Device is not powered-up 1: Device has completed power-up routine after setting EN = 1		
PWRDN_D ONE_RAW	3	_	Raw value of p	ower-down doi	ne.	0: Device is no 1: Device has a sequence after	completed pow	er-down
BOOSTCU RRLIM_RA W	2	_	Raw value of b	oost current lin	nit.	0: Boost currer 1: Boost currer		
WATCHDO GFAIL_RA W	1	_	Raw value of w	vatchdog timer	expiry.	0: Watchdog ti threshold since 1: Watchdog ti threshold since	e last reset mer has passe	
WATCHDO GWARN_R AW	0	_	Raw value of w	vatchdog timer	warning.	0: Watchdog ti threshold since 1: Watchdog ti since last rese	e last reset mer has passe	

INTERRUPT RAW 3 (0x2004)

BIT	7	6	5	4	3	2	1	0
Field	-	DMON_ER R_RAW	FRAME_RE C_RAW	FRAME_ER R_RAW	LRCLK_RA TE_REC_R AW	LRCLK_RA TE_ERR_R AW	BCLK_RAT E_REC_RA W	BCLK_RAT E_ERR_RA W
Reset	-	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	-	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
DMON_ER R_RAW	6	_	Raw value of d	ata monitor err	or.	0: No Dmon er 1: Dmon error		
FRAME_RE C_RAW	5	_	Raw value of P	CM frame reco	overed.	0: PCM frame reset 1: PCM frame		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				reset
FRAME_ER R_RAW	4	-	Raw value of PCM frame error.	0: PCM frame has not failed since last reset 1: PCM frame has failed since last reset
LRCLK_RA TE_REC_R AW	3	_	Raw value of LRCLK recovered.	0: LRCLK rate has not recovered since last reset 1: LRCLK rate has recovered since last reset
LRCLK_RA TE_ERR_R AW	2	_	Raw value of LRCLK error.	0: LRCLK rate has not failed since last reset 1: LRCLK rate has failed since last reset
BCLK_RAT E_REC_RA W	1	-	Raw value of BCLK recovered.	0: BCLK rate has not recovered since last reset 1: BCLK rate has recovered since last reset
BCLK_RAT E_ERR_RA W	0	_	Raw value of BCLK error.	0: BCLK rate has not failed since last reset 1: BCLK rate has failed since last reset

INTERRUPT STATE 1 (0x2005)

BIT	7	6	5	4	3	2	1	0		
Field	THERMSH DN_START _STATE	THERMSH DN_END_S TATE	THERMWA RN_START _STATE	THERMWA RN_END_S TATE	BDE_L4_S TATE	BDE_LEVE L_CHANGE _STATE	BDE_ACTI VE_BGN_S TATE	BDE_ACTI VE_END_S TATE		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0		
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	ODE		
THERMSH DN_START _STATE	7	-	interrupt state.	THERMSHDN_START_CLR.				DN_START_RAW since last DN_START_CLR		
THERMSH DN_END_S TATE	6	-	Thermal shutdo interrupt state. THERMSHDN	Cleared by	skable	0: No rising ed THERMSHDN THERMSHDN 1: Rising edge THERMSHDN THERMSHDN	_END_RAW sii _END_CLR of _END_RAW sii			
THERMWA RN_START _STATE	5	-	Thermal warnin interrupt state. THERMWARN	Cleared by		0: No rising ed THERMWARN THERMWARN 1: Rising edge THERMWARN THERMWARN	START_RAW START_CLR of START_RAW	/ since last		
THERMWA RN_END_S TATE	4	_	Thermal warnii interrupt state. THERMWARN	Cleared by	able	0: No rising ed THERMWARN THERMWARN 1: Rising edge	END_RAW si END_CLR	nce last		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				THERMWARN_END_RAW since last THERMWARN_END_CLR
BDE_L4_S TATE	3	_	Brownout-detection engine level 4 entered unmaskable interrupt state. Cleared by BDE_L4_CLR.	0: No rising edge of BDE_L4_RAW since last BDE_L4_CLR 1: Rising edge of BDE_L4_RAW since last BDE_L4_CLR
BDE_LEVE L_CHANGE _STATE	2	_	Brownout-detection engine level change unmaskable interrupt state. Cleared by BDE_LEVEL_CLR.	0: No rising edge of BDE_LEVEL_RAW since last BDE_LEVEL_CLR 1: Rising edge of BDE_LEVEL_RAW since last BDE_LEVEL_CLR
BDE_ACTI VE_BGN_S TATE	1	_	Brownout-detection engine active begin state. Cleared by BDE_ACTIVE_BGN_CLR.	0: No rising edge of BDE_ACTIVE_BGN_RAW since last BDE_ACTIVE_BGN_CLR 1: Rising edge of BDE_ACTIVE_BGN_RAW since last BDE_ACTIVE_BGN_CLR
BDE_ACTI VE_END_S TATE	0	_	Brownout-detection engine active begin state. Cleared by BDE_ACTIVE_END_CLR.	0: No rising edge of BDE_ACTIVE_RAW since last BDE_ACTIVE_END_CLR 1: Rising edge of BDE_ACTIVE_END_RAW since last BDE_ACTIVE_END_CLR

INTERRUPT STATE 2 (0x2006)

BIT	7	6	5	4	3	2	1	0
Field	BST_UVLO _STATE	SPK_OVC_ STATE	PWRUP_F AIL_STATE	PWRUP_D ONE_STAT E	PWRDN_D ONE_STAT E	BOOSTCU RRLIM_ST ATE	WATCHDO GFAIL_STA TE	WATCHDO GWARN_S TATE
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
BST_UVLO _STATE	7	_	Boost undervoltage lockout unmaskable interrupt state. Cleared by BST_UVLO_CLR.			0: No rising edge of BST_UVLO_RAW since last BST_UVLO_CLR 1: Rising edge of BST_UVLO_RAW since last BST_UVLO_CLR		
SPK_OVC_ STATE	6	_	Speaker overcurrent limit unmaskable interrupt state. Cleared by SPK_OVC_CLR.			0: No rising ed since last SPK 1: Rising edge last SPK_OVC	_OVC_CLR of SPK_OVC_	_
PWRUP_F AIL_STATE	5	_	Power-up fail u Cleared by PW			0: No rising ed since last PWF 1: Rising edge since last PWF	RUP_FAIL_CLF of PWRUP_FA	R NL_RAW
PWRUP_D ONE_STAT E	4	_	Power-up done unmaskable interrupt state. Cleared by PWRUP_DONE_CLR.			0: No rising ed since last PWF 1: Rising edge since last PWF	RUP_DONE_C	_R DNE_RAW
PWRDN_D ONE_STAT E	3	_	Power-down de state. Cleared			0: No rising edge of PWRDN_DONE_RAW since last PWRDN_DONE_CLR 1: Rising edge of PWRDN_DONE_RAW		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				since last PWRDN_DONE_CLR
BOOSTCU RRLIM_ST ATE	2	_	Boost current limit unmaskable interrupt state. Cleared by BSTILIM_CLR.	0: No rising edge of BSTILIM_RAW since last BSTILIM_CLR 1: Rising edge of BSTILIM_RAW since last BSTILIM_CLR
WATCHDO GFAIL_STA TE	1	_	Watchdog timer expiry unmaskable interrupt state. Cleared by WATCHFAIL_CLR.	0: No rising edge of WATCHFAIL_RAW since last WATCHFAIL_CLR 1: Rising edge of WATCHFAIL_RAW since last WATCHFAIL_CLR
WATCHDO GWARN_S TATE	0	_	Watchdog timer warning unmaskable interrupt state. Cleared by WATCHWARN_CLR.	0: No rising edge of WATCHWARN_RAW since last WATCHWARN_CLR 1: Rising edge of WATCHWARN_RAW since last WATCHWARN_CLR

INTERRUPT STATE 3 (0x2007)

BIT	7	6	5	4	3	2	1	0	
Field	_	DMON_ER R_STATE	FRAME_RE C_STATEFRAME_ER FRAME_ER R_STATELRCLK_RA 		BCLK_RAT E_REC_ST ATE	BCLK_RAT E_ERR_ST ATE			
Reset	-	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	_	Read Only	Read Only Read Only Read Only		Read Only	Read Only	Read Only		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
DMON_ER R_STATE	6	_	DMON error unmaskable interrupt state. Cleared by DMON_ERR_CLR. Cleared by DMON_ERR_CLR. DI No rising edge of DMON_ERR_CLR 1: Rising edge of DMON_ERR_R last DMON_ERR_CLR						
FRAME_RE C_STATE	5	_	PCM frame recovered unmaskable interrupt state. Cleared by FRAME_REC_CLR.			0: No rising edge of FRAME_REC_RAW since last FRAME_REC_CLR 1: Rising edge of FRAME_REC_RAW since last FRAME_REC_CLR			
FRAME_ER R_STATE	4	_	PCM frame error unmaskable interrupt state. Cleared by FRAME_ERR_CLR.			0: No rising edge of FRAME_ERR_RAW since last FRAME_ERR_CLR 1: Rising edge of FRAME_ERR_RAW since last FRAME_ERR_CLR			
LRCLK_RA TE_REC_S TATE	3	-	interrupt state.	LRCLK frequency recovered unmaskable interrupt state. Cleared by LRCLK_RATE_REC_CLR.			0: No rising edge of LRCLK_RATE_REC_RAW since last LRCLK_RATE_REC_CLR 1: Rising edge of LRCLK_RATE_REC_RAW since last LRCLK_RATE_REC_CLR		
LRCLK_RA TE_ERR_S TATE	2	_	LRCLK frequency error unmaskable interrupt state. Cleared by LRCLK_RATE_ERR_CLR.			0: No rising edge of LRCLK_RATE_ERR_RAW since last LRCLK_RATE_ERR_CLR 1: Rising edge of LRCLK_RATE_ERR_RAW since last LRCLK_RATE_ERR_CLR			
BCLK_RAT E_REC_ST ATE	1	_	BCLK frequence interrupt state. BCLK_RATE_I	Cleared by	nmaskable	0: No rising edge of BCLK_RATE_REC_RAW since last BCLK_RATE_REC_CLR			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				1: Rising edge of BCLK_RATE_REC_RAW since last BCLK_RATE_REC_CLR
BCLK_RAT E_ERR_ST ATE	0	_	BCLK frequency error unmaskable interrupt state. Cleared by BCLK_RATE_ERR_CLR.	0: No rising edge of BCLK_RATE_ERR_RAW since last BCLK_RATE_ERR_CLR 1: Rising edge of BCLK_RATE_ERR_RAW since last BCLK_RATE_ERR_CLR

INTERRUPT FLAG 1 (0x2008)

BIT	7	6	5	4	3	2	1	0
Field	THERMSH DN_START _FLAG	THERMSH DN_END_F LAG	THERMWA RN_START _FLAG	THERMWA RN_END_F LAG	BDE_L4_FL AG	BDE_LEVE L_CHANGE _FLAG	BDE_ACTI VE_BGN_F LAG	BDE_ACTI VE_END_F LAG
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
THERMSH DN_START _FLAG	7	-	December 2O: No rising edge of THERMSHDN_START_RAW s THERMSHDN_START_CLR of THERMSHDN_START_EN and cleared by THERMSHDN_START_CLR.O: No rising edge of THERMSHDN_START_CLR of THERMSHDN_START_EN is I 1: THERMSHDN_START_EN rising edge of THERMSHDN_START_RAW s THERMSHDN_START_CLR.			or low I high and		
THERMSH DN_END_F LAG	6	-	Thermal shutdown end maskable interrupt flag. Masked by THERMSHDN_END_EN and cleared by THERMSHDN_END_CLR.			0: No rising edge of THERMSHDN_END_RAW since last THERMSHDN_END_CLR or THERMSHDN_END_EN is low 1: THERMSHDN_END_EN high and rising edge of THERMSHDN_END_RAW since last THERMSHDN_END_CLR		
THERMWA RN_START _FLAG	5	-	Thermal warning begin maskable interrupt flag. Masked by THERMWARN_START_EN and cleared by THERMWARN_START_CLR.		interrupt flag. Masked byTHERMWARN_START_EN is lowTHERMWARN_START_EN and cleared1: THERMWARN_BGN_EN high and			or s low iigh and / since last
THERMWA RN_END_F LAG	4	-	Thermal warning end maskable interrupt flag. Masked by THERMWARN_END_EN and cleared by THERMWARN_END_CLR.			0: No rising ed THERMWARN THERMWARN THERMWARN 1: THERMWAR edge of THERI last THERMW/	_END_RAW si _END_CLR or _END_EN is lc RN_END_EN h //WARN_END_	w igh and rising _RAW since
BDE_L4_FL AG	3	-	Brownout-dete entered maska			0: No rising edge of BDE_L4_RAW since last BDE_L4_CLR or BDE_L4_EN is low		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			by BDE_L4_EN and cleared by BDE_L4_CLR.	1: BDE_L4_EN high and rising edge of BDE_L4_RAW since last BDE_L4_CLR
BDE_LEVE L_CHANGE _FLAG	2	_	Brownout-detection engine level change maskable interrupt flag. Masked by BDE_LEVEL_EN and cleared by BDE_LEVEL_CLR.	0: No rising edge of BDE_LEVEL_RAW since last BDE_LEVEL_CLR or BDE_LEVEL_EN is low 1: BDE_LEVEL_EN high and rising edge of BDE_LEVEL_RAW since last BDE_LEVEL_CLR
BDE_ACTI VE_BGN_F LAG	1	_	Brownout-detection engine active begin maskable interrupt flag. Masked by BDE_ACTIVE_BGN_EN and cleared by BDE_ACTIVE_BGN_CLR.	0: No rising edge of BDE_ACTIVE_BGN_RAW since last BDE_ACTIVE_BGN_CLR or BDEACTIVE_BGN_EN is low 1: BDE_ACTIVE_BGN_EN high and rising edge of BDE_ACTIVE_BGN_RAW since last BDE_ACTIVE_BGN_CLR
BDE_ACTI VE_END_F LAG	0	_	Brownout-detection engine active end maskable interrupt flag. Masked by BDE_ACTIVE_END_EN and cleared by BDE_ACTIVE_END_CLR.	0: No rising edge of BDE_ACTIVE_END_RAW since last BDE_ACTIVE_END_CLR or BDE_ACTIVE_END_EN is low 1: BDE_ACTIVE_END_EN high and rising edge of BDE_ACTIVE_END_RAW since last BDE_ACTIVE_END_CLR

INTERRUPT FLAG 2 (0x2009)

BIT	7	6	5	4	3	2	1	0
Field	BST_UVLO _FLAG	SPK_OVC_ FLAG	PWRUP_F PWRUP_D PWRDN_D AIL_FLAG ONE_FLAG ONE_FLAG		BOOSTCU RRLIM_FLA G	WATCHDO GFAIL_FLA G	WATCHDO GWARN_F LAG	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only Read Only Read Only Read Only Read		Read Only	Read Only	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
BST_UVLO _FLAG	7	-	Boost undervoltage lockout maskable interrupt flag. Masked by BST_UVLO_EN and cleared by BST_UVLO_CLR. 0: No rising edge of BST_UVLO_CL o BST_UVLO_EN is low 1: BST_UVLO_EN high and r BST_UVLO_RAW since last BST_UVLO_CLR				r [—]	
SPK_OVC_ FLAG	6	-	Speaker overcurrent limit maskable interrupt flag. Masked by SPK_OVC_EN and cleared by SPK_OVC_CLR.				_	
PWRUP_F AIL_FLAG	5	-	Power-up fail maskable interrupt flag. Masked by PWRUP_FAIL_EN and cleared by PWRUP_FAIL_CLR.			0: No rising edge of PWRUP_FAIL_RAW since last PWRUP_FAIL_CLR or PWRUP_FAIL_EN is low 1: PWRUP_FAIL_EN high and rising edg of PWRUP_FAIL_RAW since last PWRUP_FAIL_CLR		
PWRUP_D	4	_	Power-up done	e maskable inte	errupt flag.	0: No rising ed	ge of PWRUP_	DONE_RAW

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
ONE_FLAG			Masked by PWRUP_DONE_EN and cleared by PWRUP_DONE_CLR.	since last PWRUP_DONE_CLR or PWRUP_DONE_EN is low 1: PWRUP_DONE_EN high and rising edge of PWRUP_DONE_RAW since last PWRUP_DONE_CLR
PWRDN_D ONE_FLAG	3	_	Power-down done maskable interrupt flag. Masked by PWRDN_DONE_EN and cleared by PWRDN_DONE_CLR.	0: No rising edge of PWRDN_DONE_RAW since last PWRDN_DONE_CLR or PWRDN_DONE_EN is low 1: PWRDN_DONE_EN high and rising edge of PWRDN_DONE_RAW since last PWRDN_DONE_CLR
BOOSTCU RRLIM_FLA G	2	-	Boost current limit maskable interrupt flag. Masked by BSTILIM_EN and cleared by BSTILIM_CLR.	0: No rising edge of BSTILIM_RAW since last BSTILIM_CLR or BSTILIM_EN is low 1: BSTILIM_EN high and rising edge of BSTILIM_RAW since last BSTILIM_CLR
WATCHDO GFAIL_FLA G	1	_	Watchdog timer expiry maskable interrupt flag. Masked by WATCHFAIL_EN and cleared by WATCHFAIL_CLR.	0: No rising edge of WATCHFAIL_RAW since last WATCHFAIL_CLR or WATCHFAIL_EN is low 1: WATCHFAIL_EN high and rising edge of WATCHFAIL_RAW since last WATCHFAIL_CLR
WATCHDO GWARN_F LAG	0	_	Watchdog timer warning maskable interrupt flag. Masked by WATCHWARN_EN and cleared by WATCHWARN_CLR.	0: No rising edge of WATCHWARN_RAW since last WATCHWARN_CLR or WATCHWARN_EN is low 1: WATCHWARN_EN high and rising edge of WATCHWARN_RAW since last WATCHWARN_CLR

INTERRUPT FLAG 3 (0x200A)

BIT	7	6	5	4	3	2	1	0
Field	-	DMON_ER R_FLAG	FRAME_RE C_FLAG	FRAME_ER R_FLAG	LRCLK_RA TE_REC_F LAG	LRCLK_RA TE_ERR_F LAG	BCLK_RAT E_REC_FL AG	BCLK_RAT E_ERR_FL AG
Reset	-	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	-	Read Only	Read Only Read Only Read Only		Read Only	Read Only	Read Only	
BITFIELD	BITS	RES	DESCRIPTION DECODE					
DMON_ER R_FLAG	6	-	Data monitor error maskable interrupt flag. Masked by DMON_ERR_EN and cleared by DMON_ERR_CLR.			0: No rising edge of DMON_ERR_RAW since last DMON_ERR_CLR or DMON_ERR_EN is low 1: DMON_ERR_EN high and rising edge of DMON_ERR_RAW since last DMON_ERR_CLR		
FRAME_RE C_FLAG	5	-	PCM frame recovered maskable interrupt flag. Masked by FRAME_ERR_EN and cleared by FRAME_ERR_CLR.			0: No rising ed since last FRA FRAME_REC_ 1: FRAME_RE of FRAME_RE FRAME_REC_	ME_REC_CLR EN is low C_EN high and C_RAW since	or I rising edge
FRAME_ER R_FLAG	4	-	PCM frame err Masked by FR			0: No rising edge of FRAME_ERR_RAW since last FRAME_ERR_CLR or		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			cleared by FRAME_ERR_CLR.	FRAME_ERR_EN is low 1: FRAME_ERR_EN high and rising edge of FRAME_ERR_RAW since last FRAME_ERR_CLR
LRCLK_RA TE_REC_F LAG	3	_	LRCLK frequency recovered maskable interrupt flag. Masked by LRCLK_RATE_REC_EN and cleared by LRCLK_RATE_REC_CLR.	0: No rising edge of LRCLK_RATE_REC_RAW since last LRCLK_RATE_ERR_CLR or LRCLK_RATE_REC_EN is low 1: LRCLK_RATE_REC_EN high and rising edge of LRCLK_RATE_REC_RAW since last LRCLK_RATE_REC_CLR
LRCLK_RA TE_ERR_F LAG	2	_	LRCLK frequency error maskable interrupt flag. Masked by LRCLK_RATE_ERR_EN and cleared by LRCLK_RATE_ERR_CLR.	0: No rising edge of LRCLK_RATE_ERR_RAW since last LRCLK_RATE_ERR_CLR or LRCLK_RATE_ERR_EN is low 1: LRCLK_RATE_ERR_EN high and rising edge of LRCLK_RATE_ERR_RAW since last LRCLK_RATE_ERR_CLR
BCLK_RAT E_REC_FL AG	1	_	BCLK frequency recovered maskable interrupt flag. Masked by BCLK_RATE_REC_EN and cleared by BCLK_RATE_REC_CLR.	0: No rising edge of BCLK_RATE_REC_RAW since last BCLK_RATE_REC_CLR or BCLK_RATE_REC_EN is low 1: BCLK_RATE_REC_EN high and rising edge of BCLK_RATE_REC_RAW since last BCLK_RATE_REC_CLR
BCLK_RAT E_ERR_FL AG	0	_	BCLK frequency error maskable interrupt flag. Masked by BCLK_RATE_ERR_EN and cleared by BCLK_RATE_ERR_CLR.	0: No rising edge of BCLK_RATE_ERR_RAW since last BCLK_RATE_ERR_CLR or BCLK_RATE_ERR_EN is low 1: BCLK_RATE_ERR_EN high and rising edge of BCLK_RATE_ERR_RAW since last BCLK_RATE_ERR_CLR

INTERRUPT ENABLE 1 (0x200B)

BIT	7	6	5	4	3	2	1	0	
Field	THERMSH DN_START _EN	THERMSH DN_END_E N	THERMWA RN_START _EN	THERMWA RN_END_E N	BDE_L4_E N	BDE_LEVE L_CHANGE _EN	BDE_ACTI VE_BGN_E N	BDE_ACTI VE_END_E N	
Reset	0b1	0b1	0b1	0b1	0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	DESCRIPTION			DECODE			
THERMSH DN_START _EN	7	_	Enable (unmask) thermal shutdown begin flag.			0: THERMSHE go high 1: THERMSHE if there is a risi THERMSHDN THERMSHDN	DN_START_FL ng edge on _START_RAW	AG goes high since last	
THERMSH DN_END_E N	6	_	Enable (unmask) thermal shutdown end flag.			0: THERMSHD high 1: THERMSHD		-	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				there is a rising edge on THERMSHDN_END_RAW since last THERMSHDN_END_CLR.
THERMWA RN_START _EN	5	_	Enable (unmask) thermal warning begin flag.	0: THERMWARN_START_FLAG cannot go high 1: THERMWARN_START_FLAG goes high if there is a rising edge on THERMWARN_START_RAW since last THERMWARN_START_CLR.
THERMWA RN_END_E N	4	_	Enable (unmask) thermal warning end flag.	0: THERMWARN_END_FLAG cannot go high 1: THERMWARN_END_FLAG goes high if there is a rising edge on THERMWARN_END_RAW since last THERMWARN_END_CLR.
BDE_L4_E N	3	_	Enable (unmask) brownout-detection engine level 4 entered flag.	0: BDE_L4_FLAG cannot go high 1: BDE_L4_FLAG goes high if there is a rising edge on BDE_L4_RAW since last BDE_L4_CLR.
BDE_LEVE L_CHANGE _EN	2	_	Enable (unmask) brownout-detection engine level change flag.	0: BDE_LEVEL_FLAG cannot go high 1: BDE_LEVEL_FLAG goes high if there is a rising edge on BDE_LEVEL_RAW since last BDE_LEVEL_CLR.
BDE_ACTI VE_BGN_E N	1	_	Enable (unmask) brownout-detection engine active begin flag.	0: BDE_ACTIVE_BGN_FLAG cannot go high 1: BDE_ACTIVE_BGN_FLAG goes high if there is a rising edge on BDE_ACTIVE_BGN_RAW since last BDE_ACTIVE_BGN_CLR.
BDE_ACTI VE_END_E N	0	_	Enable (unmask) brownout-detection engine active end flag.	0: BDE_ACTIVE_END_FLAG cannot go high 1: BDE_ACTIVE_END_FLAG goes high if there is a rising edge on BDE_ACTIVE_END_RAW since last BDE_ACTIVE_END_CLR.

INTERRUPT ENABLE 2 (0x200C)

BIT	7	6	5	4	3	2	1	0	
Field	BST_UVLO _EN	SPK_OVC_ EN	PWRUP_F AIL_EN	PWRUP_D ONE_EN	PWRDN_D ONE_EN	BOOSTCU RRLIM_EN	WATCHDO GFAIL_EN	WATCHDO GWARN_E N	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
BST_UVLO _EN	7	_	Enable (unmask) boost undervoltage lockout flag.			0: BST_UVLO 1: BST_UVLO a rising edge o last BST_UVLO	FLAG goes hi n BST_UVLO	gh if there is	
SPK_OVC_	6	_	Enable (unmas	sk) speaker ove	ercurrent	0: SPK_OVC_	FLAG cannot g	o high	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
EN			limit flag.	1: SPK_OVC_FLAG goes high if there is a rising edge on SPK_OVC_RAW since last SPK_OVC_CLR.
PWRUP_F AIL_EN	5	_	Enable (unmask) Power-up fail flag.	0: PWRUP_FAIL_FLAG cannot go high 1: PWRUP_FAIL_FLAG goes high if there is a rising edge on PWRUP_FAIL_RAW since last PWRUP_FAIL_CLR.
PWRUP_D ONE_EN	4	_	Enable (unmask) Power-up done flag.	0: PWRUP_DONE_FLAG cannot go high 1: PWRUP_DONE_FLAG goes high if there is a rising edge on PWRUP_DONE_RAW since last PWRUP_DONE_CLR.
PWRDN_D ONE_EN	3	_	Enable (unmask) Power-down done flag.	0: PWRDN_DONE_FLAG cannot go high 1: PWRDN_DONE_FLAG goes high if there is a rising edge on PWRDN_DONE_RAW since last PWRDN_DONE_CLR.
BOOSTCU RRLIM_EN	2	_	Enable (unmask) boost current limit flag.	0: BSTILIM_FLAG cannot go high 1: BSTILIM_FLAG goes high if there is a rising edge on BSTILIM_RAW since last BSTILIM_CLR.
WATCHDO GFAIL_EN	1	-	Enable (unmask) watchdog timer expiry flag.	0: WATCHFAIL_FLAG cannot go high 1: WATCHFAIL_FLAG goes high if there is a rising edge on WATCHFAIL_RAW since last WATCHFAIL_CLR.
WATCHDO GWARN_E N	0	_	Enable (unmask) watchdog timer warning flag.	0: WATCHWARN_FLAG cannot go high 1: WATCHWARN_FLAG goes high if there is a rising edge on WATCHWARN_RAW since last WATCHWARN_CLR.

INTERRUPT ENABLE 3 (0x200D)

BIT	7	6	5	4	3	2	1	0
Field	-	DMON_ER R_EN	FRAME_RE C_EN	FRAME_ER R_EN	LRCLK_RA TE_REC_E N	LRCLK_RA TE_ERR_E N	BCLK_RAT E_REC_EN	BCLK_RAT E_ERR_EN
Reset	-	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	-	Write, Read	Write, Read Write, Read Write, Read		Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	DESCRIPTION			DECODE		
DMON_ER R_EN	6	_	Enable (unmas	sk) data monito	r error flag.	0: DMON_ERR_FLAG cannot go high 1: DMON_ERR_FLAG goes high if there is a rising edge on DMON_ERR_RAW since last DMON_ERR_CLR.		
FRAME_RE C_EN	5	_	Enable (unmask) PCM frame recovered flag.			0: FRAME_RE 1: FRAME_RE is a rising edge since last FRA	C_FLAG goes on FRAME_R	high if there EC_RAW
FRAME_ER R_EN	4	_	Enable (unmask) PCM frame error flag.			0: FRAME_ER 1: FRAME_ER is a rising edge	R_FLAG goes	high if there

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				since last FRAME_ERR_CLR.
LRCLK_RA TE_REC_E N	3	_	Enable (unmask) LRCLK frequency recovered flag.	0: LRCLK_RATE_REC_FLAG cannot go high 1: LRCLK_RATE_REC_FLAG goes high if there is a rising edge on LRCLK_RATE_REC_RAW since last LRCLK_RATE_REC_CLR.
LRCLK_RA TE_ERR_E N	2	-	Enable (unmask) LRCLK frequency error flag.	0: LRCLK_RATE_ERR_FLAG cannot go high 1: LRCLK_RATE_ERR_FLAG goes high if there is a rising edge on LRCLK_RATE_ERR_RAW since last LRCLK_RATE_ERR_CLR.
BCLK_RAT E_REC_EN	1	-	Enable (unmask) BCLK frequency recovered flag.	0: BCLK_RATE_REC_FLAG cannot go high 1: BCLK_RATE_REC_FLAG goes high if there is a rising edge on BCLK_RATE_REC_RAW since last BCLK_REC_CLR.
BCLK_RAT E_ERR_EN	0	_	Enable (unmask) BCLK frequency error flag.	0: BCLK_RATE_ERR_FLAG cannot go high 1: BCLK_RATE_ERR_FLAG goes high if there is a rising edge on BCLK_RATE_ERR_RAW since last BCLK_RATE_ERR_CLR.

INTERRUPT FLAG CLEAR 1 (0x200E)

BIT	7	6	5	4	3	2	1	0	
Field	THERMSH DN_START _CLR	THERMSH DN_END_C LR	THERMWA THERMWA RN_START RN_END_C _CLR LR LR		BDE_LEVE L_CHANGE _CLR	BDE_ACTI VE_BGN_C LR	BDE_ACTI VE_END_C LR		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
THERMSH DN_START _CLR	7	-	Thermal shutdo	own begin flag	clear.	0: Writing zero has no effect 1: Writing one clears THERMSHDN_START_STATE and THERMSHDN_START_FLAG to zero			
THERMSH DN_END_C LR	6	_	Thermal shutdo	own end flag cl	ear.	0: Writing zero 1: Writing one THERMSHDN THERMSHDN	clears _END_STATE		
THERMWA RN_START _CLR	5	_	Thermal warning begin flag clear.			0: Writing zero has no effect 1: Writing one clears THERMWARN_START_STATE and THERMWARN_START_FLAG to zero			
THERMWA RN_END_C LR	4	_	Thermal warning end flag clear.			0: Writing zero 1: Writing one THERMWARN	clears	and	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				THERMWARN_END_FLAG to zero
BDE_L4_C LR	3	-	Brownout-detection engine level 4 entered flag clear.	0: Writing zero has no effect 1: Writing one clears BDE_L4_STATE and BDE_L4_FLAG to zero
BDE_LEVE L_CHANGE _CLR	2	_	Brownout-detection engine level change flag clear.	0: Writing zero has no effect 1: Writing one clears BDE_LEVEL_STATE and BDE_LEVEL_FLAG to zero
BDE_ACTI VE_BGN_C LR	1	_	Brownout-detection engine active begin flag clear.	0: Writing zero has no effect 1: Writing one clears BDE_ACTIVE_BGN_STATE and BDE_ACTIVE_BGN_FLAG to zero
BDE_ACTI VE_END_C LR	0	-	Brownout-detection engine active end flag clear.	0: Writing zero has no effect 1: Writing one clears BDE_ACTIVE_END_STATE and BDE_ACTIVE_END_FLAG to zero

INTERRUPT FLAG CLEAR 2 (0x200F)

BIT	7	6	5	4	3	2	1	0
Field	BST_UVLO _CLR	SPK_OVC_ CLR	PWRUP_F AIL_CLR	PWRUP_D ONE_CLR	PWRDN_D ONE_CLR	BOOSTCU RRLIM_CL R	WATCHDO GFAIL_CLR	WATCHDO GWARN_C LR
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
BST_UVLO _CLR	7	_	Boost undervo	Itage lockout fla	ag clear.	0: Writing zero has no effect 1: Writing one clears BST_UVLO_STATE and BST_UVLO_FLAG to zero		
SPK_OVC_ CLR	6	_	Speaker overc	urrent limit flag	clear.	0: Writing zero has no effect 1: Writing one clears SPK_OVC_STATE and SPK_OVC_FLAG to zero		
PWRUP_F AIL_CLR	5	-	Power-up fail f	lag clear.		0: Writing zero has no effect 1: Writing one clears PWRUP_FAIL_STATE and PWRUP_FAIL_FLAG to zero		
PWRUP_D ONE_CLR	4	_	Power-up done	e flag clear.		0: Writing zero 1: Writing one PWRUP_DON PWRUP_DON	clears E_STATE and	0
PWRDN_D ONE_CLR	3	_	Power-down done flag clear.			0: Writing zero 1: Writing one PWRDN_DON PWRDN_DON	clears E_STATE and	0
BOOSTCU RRLIM_CL R	2	-	Boost current limit flag clear.			0: Writing zero 1: Writing one BSTILIM_FLA	clears BSTILIN	I_STATE and
WATCHDO GFAIL_CLR	1	-	Watchdog time	er expiry flag cle	ear.	0: Writing zero has no effect 1: Writing one clears WATCHFAIL_STATE and WATCHFAIL_FLAG to zero		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
WATCHDO GWARN_C LR	0	_	Watchdog timer warning flag clear.	0: Writing zero has no effect 1: Writing one clears WATCHWARN_STATE and WATCHWARN_FLAG to zero

INTERRUPT FLAG CLEAR 3 (0x2010)

BIT	7	6	5	4	3	2	1	0
Field	-	DMON_ER R_CLR	FRAME_RE C_CLR	FRAME_ER R_CLR	LRCLK_RA TE_REC_C LR	LRCLK_RA TE_ERR_C LR	BCLK_RAT E_REC_CL R	BCLK_RAT E_ERR_CL R
Reset	-	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	-	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
DMON_ER R_CLR	6	-	Data monitor e	rror flag clear.		0: Writing zero has no effect 1: Writing one clears DMON_ERR_STATE and DMON_ERR_FLAG to zero		
FRAME_RE C_CLR	5	_	PCM frame rec	covered flag cle	ear.	0: Writing zero has no effect 1: Writing one clears FRAME_REC_STATE and FRAME_REC_FLAG to zero		
FRAME_ER R_CLR	4	_	PCM frame err	or flag clear.		0: Writing zero 1: Writing one FRAME_ERR_ FRAME_ERR_	clears _STATE and	
LRCLK_RA TE_REC_C LR	3	_	LRCLK frequer	ncy recovered t	ilag clear.	0: Writing zero 1: Writing one LRCLK_RATE LRCLK_RATE	clears _REC_STATE	
LRCLK_RA TE_ERR_C LR	2	_	LRCLK frequency error flag clear.			0: Writing zero 1: Writing one LRCLK_RATE LRCLK_RATE	clears _ERR_STATE	
BCLK_RAT E_REC_CL R	1	-	BCLK frequency recovered flag clear.			0: Writing zero 1: Writing one BCLK_RATE_ BCLK_RATE_	clears REC_STATE a	
BCLK_RAT E_ERR_CL R	0	_	BCLK frequency error flag clear.			0: Writing zero 1: Writing one BCLK_RATE_ BCLK_RATE_	clears ERR_STATE a	

IRQ CONTROL (0x2011)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	IRQ_MODE	IRQ_POL	IRQ_EN
Reset	_	_	-	-	-	0b0	0b0	0b1
Access Type	-	-	-	_	-	Write, Read	Write, Read	Write, Read

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
IRQ_MODE	2	IE	Controls the drive mode of IRQ.	0: Open-drain. An external pullup resistor is necessary. 1: CMOS
IRQ_POL	1	IE	Controls IRQ polarity.	0: Low when any interrupt FLAG bits are high (i.e., active-low) 1: High when any interrupt FLAG bits are high (i.e., active-high)
IRQ_EN	0	-	 Enables IRQ pin. Enables IRQ pin. D: Pin is disabled and 1: Pin is enabled and interrupt controller 	

CLOCK MONITOR CONTROL (0x2012)

BIT	7	6	5	4	3	2	1	0	
Field	CN	MON_BSELTO	L[2:0]	2:0] CMON_ERRTOL		.[2:0]	CMON_AU TORESTAR T_EN	CMON_EN	
Reset		0x3		0x3			0b0	0b1	
Access Type		Write, Read	Write, Read				Write, Read	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
CMON_BS ELTOL	7:5	CE	The number of incorrect or cor needed to trigg monitor framing	rrect BCLKs pe jer or recover fi	r LRCLK	0x0: Trigger after 1 incorrect LRCLK frame, recover after 1 correct LRCLK frame 0x1: Trigger after 2 incorrect LRCLK frames, recover after 16 correct LRCLK frames, recover after 16 correct LRCLK frames, recover after 24 correct LRCLK frame, recover after 24 correct LRCLK frame 0x3: Trigger after 4 incorrect LRCLK frames, recover after 32 correct LRCLK frames, recover after 32 correct LRCLK frames, recover after 40 correct LRCLK frames, recover after 40 correct LRCLK frames, recover after 40 correct LRCLK frames, recover after 48 correct LRCLK frames, recover after 48 correct LRCLK frames, recover after 56 correct LRCLK frames, recover after 56 correct LRCLK frames, recover after 56 correct LRCLK frames, recover after 7 incorrect LRCLK frames, recover after 56 correct LRCLK frames, recover after 76 correct LRCLK			
CMON_ER RTOL	4:2	CE	The number of LRCLK periods needed to trigg Monitor rate er	s of incorrect cl per or recover f	ock rate	0x0: Trigger after 1 incorrect LRCLK frame, recover after 1 correct LRCLK frame 0x1: Trigger after 2 incorrect LRCLK frames, recover after 16 correct LRCLK frames 0x2: Trigger after 3 incorrect LRCLK			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE		
				frames, recover after 24 correct LRCLK frame 0x3: Trigger after 4 incorrect LRCLK frames, recover after 32 correct LRCLK frames 0x4: Trigger after 5 incorrect LRCLK frames, recover after 40 correct LRCLK frames 0x5: Trigger after 6 incorrect LRCLK frames, recover after 48 correct LRCLK frames 0x6: Trigger after 7 incorrect LRCLK frames, recover after 56 correct LRCLK frames 0x7: Trigger after 8 incorrect LRCLK frames, recover after 64 correct LRCLK frames, recover after 64 correct LRCLK		
CMON_AU TORESTAR T_EN	1	CE	Controls whether or not the device automatically resumes playback when the clock returns after stopping.	0: Device does not automatically restartfollowing a valid clock being reapplied.1: Device automatically restarts following avalid clock being reapplied.		
CMON_EN	0	EN	Enables the clock monitor. Note that it is not valid to enable the clock monitor (CMON_EN = 1) while the PCM interface is in master mode (PCM_MSTR_MODE = 11). The clock monitor should only be used while in slave mode.	0: Clock monitor disabled 1: Clock monitor enabled		

DATA MONITOR CONTROL (0x2014)

BIT	7	6	5	4	3	2	1	0	
Field	DMON_MAG	G_THRES[1:0]	DMON_STUCK_THRES[1 :0]		DMON_DURATION[1:0]		DMON_MA G_EN	DMON_ST UCK_EN	
Reset	0x0		0x0		0x0		0x1	0x1	
Access Type	Write, Read		Write, Read		Write, Read		Write, Read	Write, Read	
BITFIELD	BITS	RES	DESCRIPTION			DECODE			
DMON_MA G_THRES	7:6	DME	Sets an amplitude threshold which the input PCM amplitude level is compared against. If the input signal is above this threshold for longer than the DMON_DURATION, DMON_ERR is asserted.			0x0: -30.1030dB (5 bits) 0x1: -24.0824dB (4 bits) 0x2: -18.0618dB (3 bits) 0x3: -12.0412dB (2 bits)			
DMON_ST UCK_THRE S	5:4		Sets an amplitude threshold which the input PCM amplitude level is compared against. If the input signal is stuck at the same value above this threshold for longer than the DMON_DURATION, DMON_ERR is asserted.			0x0: -90.3090dB (15 bits) 0x1: -78.2678dB (13 bits) 0x2: -66.2266dB (11 bits) 0x3: -54.1854dB (9 bits)			
DMON_DU RATION	3:2		Sets the time duration over which the data monitor must consecutively detect erroneous input PCM data before asserting DMON_ERR.0x0: 64ms 0x1: 256ms 0x2: 1024ms 0x3: 4096ms						
Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DMON_MA G_EN	1	EN	Enables the data monitor circuit to monitor PCM input data for large magnitude (DC) audio	0x0: Data magnitude check disabled 0x1: Data magnitude check enabled
DMON_ST UCK_EN	0	EN	Enables the data monitor circuit to monitor PCM input for stuck data.	0: Data stuck-at monitor disabled 1: Data stuck-at monitor enabled

WATCHDOG CONTROL (0x2015)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	WDT_TO_SEL[1:0]		WDT_MOD E	WDT_EN
Reset	-	-	-	-	0b00		0b0	0b0
Access Type	-	-	-	-	Write, Read		Write, Read	Write, Read

BITFIELD	BITS	RES	DESCRIPTION	DECODE
WDT_TO_S EL	3:2	_	Sets the time allowed to pass between watchdog timer resets. If the duration is exceeded, the watchdog timer times out.	00: 100ms software mode, 5ms hardware mode 01: 500ms software mode, 10ms hardware mode 10: 1000ms software mode, 35ms hardware mode 11: 2000ms software mode, 50ms hardware mode
WDT_MOD E	1	WDE	Selects the operating mode for the watchdog timer.	0: Software mode (monitor WDT_SW_RESET register) 1: Hardware mode (monitor WDT pin)
WDT_EN	0	_	Enables the watchdog timer.	0: Watchdog timer disabled 1: Watchdog timer enabled

WATCHDOG SW RESET (0x2016)

BIT	7	6	5	4	3	2	1	0						
Field		WDT_SW_RST[7:0]												
Reset		0b0000000												
Access Type		Write Only												
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE							
WDT_SW_ RST	7:0	-	Watchdog time	er reset.	eset. 0xE9 (1110_1001b): Resets watchdo timer All other values: Triggers watchdog timeout									

MEAS ADC THERMAL WARNING THRESHHOLD (0x2017)

BIT	7	6	5	4	3	2	1	0			
Field		MEAS_ADC_WARN_THRESH[7:0]									
Reset		0b01110101									
Access Type				Write,	Read						

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
MEAS_ADC _WARN_TH RESH	7:0	EN	Sets the thermal-warning threshold using the following formula: MEAS_ADC_WARN_THRESH[7:0] = [required temperature (in °C) + 29]/1.28	0000_0000: -29.0°C 0000_0001: -27.7°C 0000_0010: -26.4°C : in 1.28°C steps 1000_1010: 147.6°C 1000_1011: 148.9°C 1000_1100: 150°C 1000_1101 to 1111_1111: 150°C

MEAS ADC THERMAL SHUTDOWN THRESHHOLD (0x2018)

BIT	7	6	5	3	2	1	0						
Field		MEAS_ADC_SHDN_THRESH[7:0]											
Reset		0b10001100											
Access Type		Write, Read											
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE						
MEAS_ADC _SHDN_TH RESH	7:0	EN	Sets the thermal-shutdown threshold using the following formula: MEAS_ADC_SHDN_THRESH[7:0] = [required temperature (in °C) + 29]/1.28 0000_0000: -29.0°C 0000_0001: -27.7°C 0000_0010: -26.4°C : in 1.28°C steps 1000_1010: 147.6°C 1000_1011: 148.9°C 1000_1100: 150°C 1000_1101 to 1111_1111: 150					0°C					

MEAS ADC THERMAL HYSTERESIS (0x2019)

BIT	7	6	5	4 3 2 1					
Field	-	-	-		MEAS_	ADC_THERM_H	IYST[4:0]		
Reset	_	-	-			0b01000			
Access Type	-	-	-	Write, Read					
BITFIELD	BITS	RES	D	DESCRIPTION DECODE					
MEAS_ADC _THERM_H YST	4:0	EN	Controls the ar the thermal thr	mount hysteres reshold measur		00000: Reserv 00001: Reserv 00010: Reserv 00010: 5.12°C 00101: 6.4°C 00110: 7.68°C 00111: 8.96°C : 1.28°C step 11101: 37.12°C 11110: 38.40°C 11111: 39.68°C	ed ed s		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

PIN CONFIG (0x201A)

BIT	7	6	5	4	3	2	1	0
Field	ICC_E	DRV[1:0]	LRCLK_	DRV[1:0]	BCLK_	BCLK_DRV[1:0]		DRV[1:0]
Reset	0	0b01		01	0	b01	0b	01
Access Type	Write, Read		Write,	Write, Read		e, Read	Write,	Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
ICC_DRV	7:6	EN	Configures the output pin.	drive strength	of the	00: Reduced drive mode 01: Normal drive mode 10: High drive mode 11: Highest drive mode		
LRCLK_DR V	5:4	EN	Configures the drive strength of the output pin.			00: Reduced d 01: Normal driv 10: High drive 11: Highest driv	ve mode mode	
BCLK_DRV	3:2	EN	Configures the drive strength of the output pin.			00: Reduced drive mode 01: Normal drive mode 10: High drive mode 11: Highest drive mode		
DOUT_DRV	1:0	EN	Configures the output pin.	drive strength	of the	00: Reduced drive mode 01: Normal drive mode 10: High drive mode 11: Highest drive mode		

PCM RX ENABLES A (0x201B)

BIT	7	6	5	4	3	2	1	0
Field	PCM_RX_C H7_EN	PCM_RX_C H6_EN	PCM_RX_C H5_EN	PCM_RX_C H4_EN	PCM_RX_C H3_EN	PCM_RX_C H2_EN	PCM_RX_C H1_EN	PCM_RX_C H0_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
PCM_RX_C H7_EN	7	-	Enables the re receive interfac		on the PCM	0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H6_EN	6	-	Enables the re receive interfac		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H5_EN	5	-	Enables the rel receive interfac		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H4_EN	4	-	Enables the rel receive interfac		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H3_EN	3	-	Enables the rel receive interfac		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H2_EN	2	_					e channel disat e channel enab	
PCM_RX_C H1_EN	1	-	Enables the relevant channel on the PCM receive interface.0: PCM receive channel disabled 1: PCM receive channel enabled					
PCM_RX_C H0_EN	0	-	Enables the rel receive interfac		on the PCM	0: PCM receive 1: PCM receive		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

PCM RX ENABLES B (0x201C)

BIT	7	6	5	4	3	2	1	0
Field	PCM_RX_C H15_EN	PCM_RX_C H14_EN	PCM_RX_C H13_EN	PCM_RX_C H12_EN	PCM_RX_C H11_EN	PCM_RX_C H10_EN	PCM_RX_C H9_EN	PCM_RX_C H8_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
PCM_RX_C H15_EN	7	_	Enables the re receive interface		on the PCM	0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H14_EN	6	_	Enables the re receive interface		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H13_EN	5	-	Enables the re receive interface		on the PCM	0: PCM receive 1: PCM receive		
PCM_RX_C H12_EN	4	-	Enables the re receive interface		on the PCM	M 0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H11_EN	3	-	Enables the re receive interface		on the PCM	0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H10_EN	2	_	Enables the relevant channel on the PCM receive interface.			CM 0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H9_EN	1	-	Enables the re receive interface		on the PCM	M 0: PCM receive channel disabled 1: PCM receive channel enabled		
PCM_RX_C H8_EN	0	_	Enables the re receive interface		on the PCM	O: PCM receive channel disabled 1: PCM receive channel enabled		

PCM TX ENABLES A (0x201D)

BIT	7	6	5	4	3	2	1	0
Field	PCM_TX_C H7_EN	PCM_TX_C H6_EN	PCM_TX_C H5_EN	PCM_TX_C H4_EN	PCM_TX_C H3_EN	PCM_TX_C H2_EN	PCM_TX_C H1_EN	PCM_TX_C H0_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
PCM_TX_C H7_EN	7	-	Enables the rel transmit interfa		on the PCM	CM 0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM TX C			Enables the re	levant channel	on the PCM	0: PCM transm	it channel disa	bled

PCM_TX_C H6_EN	6	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H5_EN	5	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H4_EN	4	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H3_EN	3	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H2_EN	2	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H1_EN	1	-	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
PCM_TX_C H0_EN	0	_	Enables the relevant channel on the PCM transmit interface.	0: PCM transmit channel disabled 1: PCM transmit channel enabled

PCM TX ENABLES B (0x201E)

BIT	7	6	5	4	3	2	1	0
Field	PCM_TX_C H15_EN	PCM_TX_C H14_EN	PCM_TX_C H13_EN	PCM_TX_C H12_EN	PCM_TX_C H11_EN	PCM_TX_C H10_EN	PCM_TX_C H9_EN	PCM_TX_C H8_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	DESCRIPTION			DECODE		
PCM_TX_C H15_EN	7	PCME	Enables the re transmit interfa		on the PCM	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H14_EN	6	PCME	Enables the re transmit interfa		on the PCM	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H13_EN	5	PCME	Enables the rel transmit interfa		on the PCM	0: PCM transmit channel disabled 1: PCM transmit channel enabled		
PCM_TX_C H12_EN	4	PCME	Enables the rel transmit interfa		on the PCM	0: PCM transm 1: PCM transm		
PCM_TX_C H11_EN	3	PCME	Enables the rel transmit interfa		on the PCM	0: PCM transm 1: PCM transm		
PCM_TX_C H10_EN	2	PCME	Enables the rel transmit interfa		on the PCM	0: PCM transm 1: PCM transm		
PCM_TX_C H9_EN	1	PCME	Enables the relevant channel on the PCM transmit interface.			0: PCM transm 1: PCM transm		
PCM_TX_C H8_EN	0	PCME	Enables the rel transmit interfa		on the PCM	0: PCM transm 1: PCM transm		

PCM TX HIZ CONTROL A (0x201F)

BIT	7	6	5	4	3	2	1	0
Field	PCM_TX_C H7_HIZ	PCM_TX_C H6_HIZ	PCM_TX_C H5_HIZ	PCM_TX_C H4_HIZ	PCM_TX_C H3_HIZ	PCM_TX_C H2_HIZ	PCM_TX_C H1_HIZ	PCM_TX_C H0_HIZ
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	DESCRIPTION				DECODE	
PCM_TX_C H7_HIZ	7	PCME	Configures whether unused output bits are zero or Hi-Z.			0: If the relevand disabled or unuchannel. If the channel is enal channel. 1: In non-TDM channels are H bytes and disa	used, output ze relevant PCM t bled, output da mode, unused li-Z. In TDM mo	ro on ransmit ta on or disabled ode, unused
PCM_TX_C H6_HIZ	6	PCME	Configures whether unused output bits are zero or Hi-Z.			0: If the relevant disabled or unu channel. If the	used, output ze	ro on

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				 channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H5_HIZ	5	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H4_HIZ	4	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H3_HIZ	3	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H2_HIZ	2	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H1_HIZ	1	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H0_HIZ	0	PCME	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

PCM TX HIZ CONTROL B (0x2020)

BIT	7	6	5	4	3	2	1	0
Field	PCM_TX_C H15_HIZ	PCM_TX_C H14_HIZ	PCM_TX_C H13_HIZ	PCM_TX_C H12_HIZ	PCM_TX_C H11_HIZ	PCM_TX_C H10_HIZ	PCM_TX_C H9_HIZ	PCM_TX_C H8_HIZ
Reset	0b1	0b1	0b1	0b1	0b1	0b1	0b1	0b1
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
PCM_TX_C H15_HIZ	7	-	Configures who are zero or Hi-2		utput bits	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z. 		
PCM_TX_C H14_HIZ	6	-	Configures whether unused output bits are zero or Hi-Z.					ro on rransmit ta on or disabled ode, unused
PCM_TX_C H13_HIZ	5	-	Configures who are zero or Hi-2		utput bits	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z. 		
PCM_TX_C H12_HIZ	4	-		Configures whether unused output bits are zero or Hi-Z.			nt PCM transm used, output ze relevant PCM t bled, output da mode, unused li-Z. In TDM mo bled channels a	ro on transmit ta on or disabled ode, unused
PCM_TX_C H11_HIZ	3	-	Configures who are zero or Hi-2		utput bits	0: If the relevandisabled or unuchannel. If the channel is enal channel. 1: In non-TDM channels are Hotytes and disabled of the bytes and byte	used, output ze relevant PCM t bled, output da mode, unused li-Z. In TDM mo	ro on transmit ta on or disabled ode, unused
PCM_TX_C H10_HIZ	2	-	Configures who are zero or Hi-2		utput bits	0: If the relevar disabled or unu channel. If the channel is enal channel.	used, output ze relevant PCM t	ro on ransmit

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H9_HIZ	1	_	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.
PCM_TX_C H8_HIZ	0	_	Configures whether unused output bits are zero or Hi-Z.	 0: If the relevant PCM transmit channel is disabled or unused, output zero on channel. If the relevant PCM transmit channel is enabled, output data on channel. 1: In non-TDM mode, unused or disabled channels are Hi-Z. In TDM mode, unused bytes and disabled channels are Hi-Z.

PCM CHANNEL SOURCES 1 (0x2021)

BIT	7	6	5	4	3	2	1	0	
Field	F	PCM_DAC_BA	SS_SOURCE[3	:0]	PCM_DAC_MAIN_SOURCE[3:0]				
Reset		()x0			0x0			
Access Type		Write	e, Read Write, Read						
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
PCM_DAC_ BASS_SOU RCE	7:4	_		selection for ba Only used whe d.		0000: PCM channel 0 0001: PCM channel 1 : 1110: PCM channel 14 1111: PCM channel 15			
PCM_DAC_ MAIN_SOU RCE	3:0	_	PCM channel selection for main channel playback data.			0000: PCM channel 0 0001: PCM channel 1 : 1110: PCM channel 14 1111: PCM channel 15			

PCM CHANNEL SOURCES 2 (0x2022)

BIT	7	6	5	4	3	2	1	0	
Field		PCM_IVAD	C_I_DEST[3:0]		PCM_IVADC_V_DEST[3:0]				
Reset		(0x0		0x0				
Access Type		Write	e, Read		Write, Read				
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
PCM_IVAD C_I_DEST	7:4	IEN	PCM channel s I path.	selection for me	easurement	0000: PCM channel 0 0001: PCM channel 1 :			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				1110: PCM channel 14 1111: PCM channel 15
PCM_IVAD C_V_DEST	3:0	VEN	PCM channel selection for measurement V path.	0000: PCM channel 0 0001: PCM channel 1 : 1110: PCM channel 14 1111: PCM channel 15

PCM CHANNEL SOURCES 3 (0x2023)

BIT	7	6	5	4	3	2	1	0	
Field	PCM_IVAD C_INTERLE AVE	_	_	_	PCM_AMP_DSP_DEST[3:0]				
Reset	0x0	-	-	-		0	x0		
Access Type	Write, Read	_	-	_	Write, Read				
BITFIELD	BITS	RES	DESCRIPTION				DECODE		
PCM_IVAD C_INTERLE AVE	7	PCME	Enables interle output on the F		he V/I data	0: I/V data is not interleaved 1: I/V data is interleaved			
PCM_AMP_ DSP_DEST	3:0	DE	PCM channel s DAI feedback p	selection for amplifier to path. 0000: PCM channel 0 0001: PCM channel 1 : 1110: PCM channel 14 1111: PCM channel 15					

PCM MODE CONFIG (0x2024)

BIT	7	6	5	4	3	2	1	0	
Field	PCM_CH	PCM_CHANSZ[1:0]		PCM_FORMAT[2:0]			PCM_CHA NSEL	PCM_TX_E XTRA_HIZ	
Reset	0b11			0b000		0b0	0b0	0b0	
Access Type	Write, Read		Write, Read			Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	DESCRIPTION			DECODE			
PCM_CHA NSZ	7:6	PCME	Configures the word length of a channel.			00: Reserved 01: 16 10: 24 11: 32			
PCM_FOR MAT	5:3	PCME	Selects the PC	Selects the PCM format.			ed e 0 (0 BCLK de e 1 (1 BCLK de e 2 (2 BCLK de	elay from	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				110 to 111: Reserved
PCM_BCLK EDGE	2	PCME	Selects the active BCLK edge.	0: Data captured and valid on rising edge of BCLK 1: Data captured and valid on falling edge of BCLK
PCM_CHA NSEL	1	PCME	Selects which edge of LRCLK indicates the start of channels (channel 0).	0: In I ² S and left-justified modes: Falling LRCLK indicates the start of channel 0 In TDM modes: Rising LRCLK indicates the start of channel 0 1: In I ² S and left-justified modes: Rising LRCLK indicates the start of channel 0 In TDM modes: Falling LRCLK indicates the start of channel 0
PCM_TX_E XTRA_HIZ	0	PCME	Selects whether DOUT is driven to zero or Hi-Z during extra BCLK cycles.	0: Extra BCLK cycles drive DOUT to zero 1: Extra BCLK cycles drive DOUT to Hi-Z

PCM MASTER MODE (0x2025)

BIT	7	6	5	4	3	2	1	0	
Field	-	PCM_CLK_ SOURCE	PCM_MCLK_RATE[3:0] PCM_MSTR_MODE[1:0]				R_MODE[1:0]		
Reset	-	0b0		0b0	111		0b	000	
Access Type	-	Write, Read		Write, Read				Read	
BITFIELD	BITS	RES	D	DESCRIPTION DECODE					
PCM_CLK_ SOURCE	6	EN	Determines the slave mode.	Determines the MDLL reference clock in slave mode.			0: BCLK used as clock source (MCLK input not required) 1: MCLK used as clock source		
PCM_MCL K_RATE	5:2	EN	selected as MI	Used to set MCLK rate when MCLK is selected as MDLL input using PCM_CLK_SOURCE.			Reserved MHz IHz IHz Reserved		
PCM_MST R_MODE	1:0	EN	Selects PCM ir	nterface master	mode.	00: Slave mode 01: Reserved 10: Reserved 11: Master mod output)	` ·	. ,	

PCM CLOCK SETUP (0x2026)

BIT	7	6	5	4	3	2	1	0
Field		PCM_N	/SEL[3:0]		PCM_BSEL[3:0]			
Reset		0b	0100		0b0100			
Access Type		Write	e, Read		Write, Read			
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
PCM_MSEL	7:4	EN	in master mod	mber of BCLKs e. Selects the r CLK in slave m	umber of	0000: Reserve 0001: Reserve 0010: 32		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			PCM_CLK_SOURCE is 1 (i.e., MCLK input is used).	0011: 48 0100: 64 0101: 96 0110: 128 0111: 192 1000: 256 1001: Reserved 1010: 384 1011: 512 1100 to 1111: Reserved
PCM_BSEL	3:0	EN	Selects the number of BCLKs per LRCLK. This needs to be set in slave mode and is only active when PCM_CLK_SOURCE is 0 (i.e., MCLK input is not used).	0000: Reserved 0001: Reserved 0010: 32 0011: 48 0100: 64 0101: 96 0110: 128 0111: 192 1000: 256 1001: 320 1010: 384 1011: 512 1100 to 1111: Reserved

PCM SAMPLE RATE SETUP 1 (0x2027)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	SPK_SR[3:0]			
Reset	-	-	-	-	0b1000			
Access Type	-	_	-	_	Write, Read			

BITFIELD	BITS	RES	DESCRIPTION	DECODE
SPK_SR	3:0	EN	Sets the sample-rate of the PCM interface. This corresponds to the LRCLK frequency.	0000: 8000Hz 0001: 11025Hz 0010: 12000Hz 0011: 16000Hz 0100: 22050Hz 0101: 24000Hz 0110: 32000Hz 0111: 44100Hz 1000: 48000Hz 1001 to 1111: Reserved

ICC RX ENABLES A (0x202C)

BIT	7	6	5	4	3	2	1	0
Field	ICC_RX_C H7_EN	ICC_RX_C H6_EN	ICC_RX_C H5_EN	ICC_RX_C H4_EN	ICC_RX_C H3_EN	ICC_RX_C H2_EN	ICC_RX_C H1_EN	ICC_RX_C H0_EN
Reset	0b0							
Access Type	Write, Read							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
ICC_RX_C H7_EN	7	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H6_EN	6	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H5_EN	5	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H4_EN	4	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H3_EN	3	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H2_EN	2	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H1_EN	1	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled
ICC_RX_C H0_EN	0	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	0: ICC receive channel is disabled 1: ICC receive channel is enabled

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

ICC RX ENABLES B (0x202D)

BIT	7	6	5	4	3	2	1	0
Field	ICC_RX_C H15_EN	ICC_RX_C H14_EN	ICC_RX_C H13_EN	ICC_RX_C H12_EN	ICC_RX_C H11_EN	ICC_RX_C H10_EN	ICC_RX_C H9_EN	ICC_RX_C H8_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE		
ICC_RX_C H15_EN	7	-	Each amplifier setting to moni slots. The slots group each am each amplifier same settings	tor the ICC dur selected defin plifier belongs. in a group mus	ing certain e to which Therefore, t have the	0: ICC receive 1: ICC receive		
ICC_RX_C H14_EN	6	-	Each amplifier setting to moni slots. The slots group each am each amplifier same settings	tor the ICC dur selected defin plifier belongs. in a group mus	ing certain e to which Therefore, t have the	0: ICC receive channel is disabled 1: ICC receive channel is enabled		
ICC_RX_C H13_EN	5	-	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R _X enables.			0: ICC receive channel is disabled 1: ICC receive channel is enabled		
ICC_RX_C H12_EN	4	_	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which			0: ICC receive 1: ICC receive		
ICC_RX_C H11_EN	3	-	setting to moni slots. The slots group each am each amplifier	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R _X enables.			channel is disa channel is ena	
ICC_RX_C H10_EN	2	-	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.			0: ICC receive channel is disabled 1: ICC receive channel is enabled		
ICC_RX_C H9_EN	1	-	Each amplifier is configured by a register setting to monitor the ICC during certain slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.			0: ICC receive 1: ICC receive		
ICC_RX_C H8_EN	0	-	Each amplifier setting to moni			0: ICC receive 1: ICC receive		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			slots. The slots selected define to which group each amplifier belongs. Therefore, each amplifier in a group must have the same settings for R_X enables.	

ICC TX ENABLES A (0x202E)

BIT	7	6	5	4	3	2	1	0
Field	ICC_TX_C H7_EN	ICC_TX_C H6_EN	ICC_TX_C H5_EN	ICC_TX_C H4_EN	ICC_TX_C H3_EN	ICC_TX_C H2_EN	ICC_TX_C H1_EN	ICC_TX_C H0_EN
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
ICC_TX_C H7_EN	7	-	The ICC pin on slot assigned to TX_CHn_EN b bit should be so valid between (o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit cha 1: Transmit cha		`` '
ICC_TX_C H6_EN	6	_	slot assigned to TX_CHn_EN b bit should be so	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.				
ICC_TX_C H5_EN	5	-	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.			0: Transmit channel n is disabled (default) 1: Transmit channel n is enabled		
ICC_TX_C H4_EN	4	_	The ICC pin only drives out during the slot assigned to the amplifier by			0: Transmit cha 1: Transmit cha		· /
ICC_TX_C H3_EN	3	_	The ICC pin on slot assigned to TX_CHn_EN b bit should be so valid between (o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit cha 1: Transmit cha		
ICC_TX_C H2_EN	2	-	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.			0: Transmit cha 1: Transmit cha		
ICC_TX_C H1_EN	1	_	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.			0: Transmit cha 1: Transmit cha		
ICC_TX_C H0_EN	0	_	The ICC pin on slot assigned to	nly drives out du	uring the by	0: Transmit cha 1: Transmit cha		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.	

ICC TX ENABLES B (0x202F)

BIT	7	6	5	4	3	2	1	0	
Field	ICC_TX_C H15_EN	ICC_TX_C H14_EN	ICC_TX_C H13_EN	ICC_TX_C H12_EN	ICC_TX_C H11_EN	ICC_TX_C H10_EN	ICC_TX_C H9_EN	ICC_TX_C H8_EN	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
ICC_TX_C H15_EN	7	_	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.						
ICC_TX_C H14_EN	6	_	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.						
ICC_TX_C H13_EN	5	_	The ICC pin only drives out during the slot assigned to the amplifier by TX_CHn_EN bit. Only one TX_CHn_EN bit should be set per amplifier. Note: n is valid between 0 to 15.			0: Transmit channel n is disabled (default) 1: Transmit channel n is enabled			
ICC_TX_C H12_EN	4	_	The ICC pin or slot assigned to TX_CHn_EN b bit should be so valid between (o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit cha 1: Transmit cha			
ICC_TX_C H11_EN	3	_	The ICC pin or slot assigned to TX_CHn_EN b bit should be so valid between (o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit cha 1: Transmit cha			
ICC_TX_C H10_EN	2	_	The ICC pin or slot assigned to TX_CHn_EN b bit should be s valid between 0	o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit channel n is disabled (default) 1: Transmit channel n is enabled			
ICC_TX_C H9_EN	1	_	The ICC pin or slot assigned to TX_CHn_EN b bit should be s valid between (o the amplifier l it. Only one TX et per amplifier	by CHn_EN	0: Transmit channel n is disabled (default) 1: Transmit channel n is enabled			
ICC_TX_C H8_EN	0	-	The ICC pin or slot assigned to TX_CHn_EN b	the amplifier	by	0: Transmit cha 1: Transmit cha			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			bit should be set per amplifier. Note: n is valid between 0 to 15.	

ICC HIZ MANUAL MODE (0x2030)

BIT	7	6	5	4	3	2	1	0		
Field	-	-	-	-	-	-	ICC_TX_EX TRA_HIZ	ICC_TX_HI Z_MANUAL		
Reset	-	-	-	-	_	-	0b0	0b0		
Access Type	-	-	-	-	_	-	Write, Read	Write, Read		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
ICC_TX_EX TRA_HIZ	1	ICCE	Selects whethe Hi-Z during ext			0: Extra BCLK cycles drive ICC to zero 1: Extra BCLK cycles drive ICC to Hi-Z				
ICC_TX_HI Z_MANUAL	0	ICCE	Forces the ICC pin to Hi-Z.			0: ICC pin state is controlled on a slot by slot basis 1: ICC pin is Hi-Z at all times				

ICC TX HIZ ENABLES A (0x2031)

BIT	7	6	5	4	3	2	1	0	
Field	ICC_TX_C H7_HIZ	ICC_TX_C H6_HIZ	ICC_TX_C H5_HIZ	ICC_TX_C H4_HIZ	ICC_TX_C H3_HIZ	ICC_TX_C H2_HIZ	ICC_TX_C H1_HIZ	ICC_TX_C H0_HIZ	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	d Write, Read Write, Read Write		Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
ICC_TX_C H7_HIZ	7	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.			 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled. 			
ICC_TX_C H6_HIZ	6	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.			 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled. 			
ICC_TX_C H5_HIZ	5	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.			0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC Transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.			
ICC_TX_C H4_HIZ	4	ICCE	Each ICC trans configured to b			0: If the relevant disabled, output			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			whether or not it is enabled.	relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H3_HIZ	3	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H2_HIZ	2	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H1_HIZ	1	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H0_HIZ	0	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.

ICC TX HIZ ENABLES B (0x2032)

BIT	7	6	5	4	3	2	1	0	
Field	ICC_TX_C H15_HIZ	ICC_TX_C H14_HIZ	ICC_TX_C H13_HIZ	ICC_TX_C H12_HIZ	ICC_TX_C H11_HIZ	ICC_TX_C H10_HIZ	ICC_TX_C H9_HIZ	ICC_TX_C H8_HIZ	
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	ead Write, Read Write, Read Write, Read W		Write, Read		
BITFIELD	BITS	RES	DESCRIPTION			DECODE			
ICC_TX_C H15_HIZ	7	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.			0: If the relevant disabled, output relevant ICC tra- output data on 1: Set Hi-Z on whether or not channel is enal	ut zero on chan ansmit channel channel. channel regard the relevant IC	nel. If the is enabled, less of C transmit	
ICC_TX_C H14_HIZ	6	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of			0: If the relevand disabled, output			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			whether or not it is enabled.	relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H13_HIZ	5	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H12_HIZ	4	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H11_HIZ	3	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H10_HIZ	2	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H9_HIZ	1	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.
ICC_TX_C H8_HIZ	0	ICCE	Each ICC transmit channel can be configured to be Hi-Z regardless of whether or not it is enabled.	 0: If the relevant ICC transmit channel is disabled, output zero on channel. If the relevant ICC transmit channel is enabled, output data on channel. 1: Set Hi-Z on channel regardless of whether or not the relevant ICC transmit channel is enabled or disabled.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

ICC LINK ENABLES (0x2033)

BIT	7	6	5	4	3	2	1	0
Field	-	_	-	_	-	-	ICC_LINK_ EN	_
Reset	-	-	-	-	-	-	0b0	-
Access Type	_	_	-	_	_	_	Write, Read	_
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE		
ICC_LINK_ EN	1	SEDE	Enables the ICC link between devices. 0: ICC disabled 1: ICC enabled					

AMP DSP CONFIG (0x2039)

BIT	7	6	5	4	3	2	1	0
Field	_	DAC_INVE RT	STARTUP_ RAMP_BYP ASS	SHDN_RA MP_BYPAS S	DAC_HALF _REF_CUR RENT	DAC_DOU BLE_RFB	AMP_DITH _EN	AMP_DCBL K_EN
Reset	-	0b0	0b0	0b0	0b1	0b1	0b1	0b1
Access Type	-	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DAC_INVE RT	6	SEDE	Inverts DAC data.	0: Normal DAC data 1: Invert DAC data
STARTUP_ RAMP_BYP ASS	5	SEDE	Controls volume ramping during startup.	0: Startup volume ramp enabled.Volume ramps smoothly from mute to active level at startup.1: Startup volume ramp disabled.Signal immediately goes to the active level with no ramping.
SHDN_RA MP_BYPAS S	4	SEDE	Controls volume ramping during shutdown.	 0: Shutdown volume ramp enabled. During normal shutdown (initiated by setting EN to 0 while SPK_EN = 1) the volume ramps down smoothly before the amplifier is turned off. Note that the shutdown ramp waits for a pilot tone zero crossing before beginning. 1: Shutdown ramp bypassed. During normal shutdown (initiated by setting EN to 0 while SPK_EN = 1) the signal immediately goes to zero with no ramping before the amplifier is turned off.
DAC_HALF _REF_CUR RENT	3	-	Reduces signal swing of DAC by -6dB.	0: DAC output normal 1: Cut DAC output by 6dB
DAC_DOU BLE_RFB	2	-	Doubles the output swing of the DAC. Usually only used with DAC_HALF_REF_CURRENT for low power operation.	0: Disabled 1: Enabled
AMP_DITH _EN	1	SEDE	Selects whether or not the PCM input data is dithered at the LSB.	0: Dither disabled 1: Dither enabled

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
AMP_DCBL K_EN	0	SEDE	Enables the DC blocking filter.	0: DC blocking filter disabled 1: DC blocking filter enabled

AMP ENABLES (0x203A)

BIT	7	6	5	4	3	2	1	0	
Field	ENABLE_D EM	-			-	_	SPK_EN		
Reset	0b1	-			-	-	0b1		
Access Type	Write, Read	-			_	_	Write, Read		
BITFIELD	BITS	RES	DESCRIPTION				DECODE		
ENABLE_D EM	7	_	Always enable	DEM.		0: Reserved 1: Default value DEM_OFF_TR is high.			
SPK_EN	0	EN	Enable output amplifier path. Note that the amplifier is powered up if this bit is set AND the global enable bit (EN) is set. Note that SPK_EN is a static bit and should not be changed while EN = 1.				: Amplifier disabled : Amplifier enabled		

TONE GENERATOR AND DC CONFIG (0x203B)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	TONE_CONFIG[3:0]				
Reset	-	-	-	-	0b0000				
Access Type	-	-	-	_	Write, Read				
	DITO	DES		ESCRIPTION	ON DECODE				

BITFIELD	BITS	RES	DESCRIPTION	DECODE
TONE_CO NFIG	3:0	SEDE	Configures the output frequency of the tone generator as a division of the sample rate (fs). Note that the maximum speaker sample rate is 48kHz when using the tone generator.	0000: Disabled 0001: fs/4 (At 48kHz = 12kHz) 0010: fs/6 (At 48kHz = 8kHz) 0011: fs/8 (At 48kHz = 6kHz) 0100: fs/16 (At 48kHz = 3kHz) 0101: fs/32 (At 48kHz = 3kHz) 0110: fs/64 (At 48kHz = 750Hz) 0111: fs/128 (At 48kHz = 375Hz) 1000: DC = 0x0000 = 0 1001: DC = 0x4000 = +FullScale/2 1010: DC = 0xC000 = -FullScale/2 1011 to 1111: Reserved

SPEAKER SOURCE SELECT (0x203C)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	SPK_SOURCE[1:0]	
Reset	-	-	-	-	-	-	0b00	
Access Type	-	-	-	-	-	-	Write, Read	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
SPK_SOUR CE	1:0	SE	Controls the input source to the speaker amplifier.	00: PCM interface (for I ² S/TDM) 01: Reserved 10: Tone generator 11: Reserved

SSM CONFIGURATION (0x203E)

BIT	7	6	5	4	3	2	1	0
Field	SSM_EN	-	SPK_EDGE	E_CTRL[1:0]	-	SSM	1_MOD_INDEX	([2:0]
Reset	0b1	-	Ob	000	-		0b101	
Access Type	Write, Read	-	Write	, Read	_		Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE		
SSM_EN	7	_	Enables spread-spectrum clocking.			0: Spread-spectrum clocking is disabled 1: Spread-spectrum clocking is enabled		
SPK_EDGE _CTRL	5:4	SE	Controls the sp	Controls the speaker output edge rate.			river bias defau river bias decre river bias decre river bias increa	ased by 30% ased by 60%
SSM_MOD _INDEX	2:0	SSE	Determines the modulation index of the Class-D amplifier spread-spectrum clocks. The maximum modulation index (MMI) is 10.8%. The modulation index can be varied as follows.			000: MMI 001: MMI x 5/6 010: MMI x 4/6 011: MMI x 3/6 100: MMI x 2/6 101: MMI x 1/6 110 to 111: Re	5 5 5 (Recommend	ed)

MEASUREMENT ENABLES (0x203F)

BIT	7	6	5	4	3	2	1	0
Field	-	-	_	-	_	-	IVADC_I_E N	IVADC_V_E N
Reset	-	-	-	_	_	-	0b1	0b1
Access Type	-	-				_	Write, Read	Write, Read
BITFIELD	BITS	RES	DESCRIPTION			DECODE		
IVADC_I_E N	1	FN	IVADC_I_EN e measurement measurement bit is set AND t	oath. Note that bath is enabled	the only if this	0: Speaker cur disabled 1: Speaker cur enabled		
IVADC_V_E N	0	EN	IVADC_V_EN enables the speaker voltage measurement path. Note that the measurement path is enabled only if this bit is set AND the EN bit is set.			0: Speaker vol disabled 1: Speaker vol enabled	0	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

MEASUREMENT DSP CONFIG (0x2040)

BIT	7	6	5	4	3	2	1	0	
Field	MEAS_I_	DCBLK[1:0]	MEAS_V_DCBLK[1:0]		_	MEAS_DIT H_EN	MEAS_I_D CBLK_EN	MEAS_V_D CBLK_EN	
Reset	0	b11	Ob	011	_	0b1	0b1	0b1	
Access Type	Write	e, Read	Write,	Read	_	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
MEAS_I_D CBLK	7:6	IVE	Sets the corner frequency of the DC blocking filter on the current measurement path. Values below valid at 48kHz sample rate and scale across other sample rates.			00: 0.06Hz 01: 0.118Hz 10: 0.235Hz 11: 3.7Hz			
MEAS_V_D CBLK	5:4	IVE	blocking filter of measurement	path. Values be rate and scale	elow valid at	00: 0.06Hz 01: 0.118Hz 10: 0.235Hz 11: 3.7Hz			
MEAS_DIT H_EN	2	IVE	Selects whether dither is applied to the measurement ADC data read out through I^2C .			0: Dither disab 1: Dither enabl			
MEAS_I_D CBLK_EN	1	IVE	Enable the DC blocker in the current sense path.			0: DC blocker of 1: DC blocker of			
MEAS_V_D CBLK_EN	0	IVE	Enable the DC sense path.	blocker in the	voltage				

BOOST CONTROL 0 (0x2041)

BIT	7	6	5	4	3	2	1	0	
Field	EXT_PVDD _EN	-	-	BST_VOUT[4:0]					
Reset	0b0	_	-	0b11100					
Access Type	Write, Read	-	-	Write, Read					

BITFIELD	BITS	RES	DESCRIPTION	DECODE
EXT_PVDD _EN	7	EN	Disables boost and bypasses boost influence on speaker state machine.	0: Normal boost operation 1: Boost is disabled
BST_VOUT	4:0	EN	Controls the nominal output from the boost converter which supplies the speaker amplifier.	Value: Decode 00000: 6.500V 00001: 6.625V 00010: 6.750V 00100: 7.000V 00101: 7.125V 00110: 7.250V 00111: 7.375V 01000: 7.500V 01001: 7.625V 01010: 7.750V 01011: 7.875V 01100: 8.000V

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				01101: 8.125V
				01110: 8.250V
				01111: 8.375V
				10000: 8.500V
				10001: 8.625V
				10010: 8.750V
				10011: 8.875V
				10100: 9.000V
				10101: 9.125V
				10110: 9.250V
				10111: 9.375V
				11000: 9.500V
				11001: 9.625V
				11010: 9.750V
				11011: 9.875V
				11100: 10.000V
				11101: Reserved
				11110: Reserved
				11111: Reserved

BOOST CONTROL 3 (0x2042)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	BST_SLOW START	В	BST_PHASE[2:0] B			LOAD[1:0]	
Reset	-	-	0b0		0b000		0b	01	
Access Type	-	-	Write, Read	Write, Read			Write,	Read	
BITFIELD	BITS	RES	D	DESCRIPTION			DECODE		
BST_SLOW START	5	_	Increase start-up time of the boost converter which is necessary if very large capacitance is present on the boost converter output (PVDD).			0: Quick startup (1ms - use for C _{PVDD} ≤ 100 μ F 1: Slow startup (12ms - use for C _{PVDD} > 100 μ F			
BST_PHAS E	4:2	EN	Selects the phase alignment of the boost control clocks with respect to LRCLK.			t 000 to 011: See the <i>Electrical</i> <i>Characteristics</i> for settings 1XX: disabled			
BST_SKIPL OAD	1:0	EN	Selects the skip mode of the boost converter.			00: FPWM mod 01: Skip mode 10: Skip mode 11: Skip mode	1: Natural skip 2: f > 30kHz	,	

BOOST CONTROL 1 (0x2043)

BIT	7	6	5	4	3	2	1	0			
Field	BST_SKIP_ CONTROL		BST_ILIM[6:0]								
Reset	0b0		0b100000								
Access Type	Write, Read		Write, Read								
BITFIELD	BITS	RES	DESCRIPTION DECODE								
BST_SKIP_	7	EN	If BST_BYP_MODE = 10b (boost bypass 0: Normal mode								

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
CONTROL			disabled), set BST_SKIP_CONTROL to 1. Otherwise, set BST_SKIP_CONTROL to 0.	1: Force skip on
BST_ILIM	6:0	EN	Sets the peak input current limit for the boost converter.	0000000: 0.00A 0000001: 0.50A 0000010: 1.00A 0000011: 1.05A 0000100: 1.10A : in 0.05A steps 0111110: 4.00A 0111111: 4.05A 1000000: 4.10A 1000001 to 1111111: Reserved

MEAS ADC CONFIG (0x2044)

BIT	7	6	5	4	3	2	1	0		
Field	-	-	_	-	-	MEAS_ADC _CH2_EN	MEAS_ADC _CH1_EN	MEAS_ADC _CH0_EN		
Reset	-	-	-	-	_	0b1	0b1	0b1		
Access Type	-	-	-	-	-	Write, Read	Write, Read	Write, Read		
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE				
MEAS_ADC _CH2_EN	2	EN	Enables the me (VBAT), CH1 ((temperature) v ADC is in autor combination of The measurement no measurement	PVDD), or CH2 when the Meas matic mode. Ar inputs can be nent ADC is dis	2 urement iy selected. abled when	0: Channel disabled 1: Channel enabled				
MEAS_ADC _CH1_EN	1	_	Enables the ma (VBAT), CH1 ((temperature) ADC is in autor combination of The measurem no measurement	PVDD), or CH2 when the meas matic mode. Ar inputs can be nent ADC is dis	2 urement iy selected. abled when	0: Channel disabled 1: Channel enabled				
MEAS_ADC _CH0_EN	0	_	Enables the me (VBAT), CH1 ((temperature) v ADC is in autor combination of The measurement no measurement	PVDD), or CH2 when the meas matic mode. Ar inputs can be nent ADC is dis	2 urement iy selected. abled when	0: Channel disa 1: Channel ena				

MEAS ADC BASE DIVIDE MSBYTE (0x2045)

BIT	7	6	5	4	3	2	1	0		
Field	MEAS_ADC_BASE_DIV[15:8]									
Reset		0x00								
Access Type		Write, Read								

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION
MEAS_ADC_BAS E_DIV	7:0	EN	MEAS_ADC_BASE_DIV[15:0] Division to set the base sampling rate for the measurement ADC. Base sample rate = MEAS_ADC_CLK/(MEAS_ADC_BASE_DIV[15:0] + 1) MEAS_ADC_CLK is derived from the MDLL output clock and can be one of three typical frequencies: • 12.288MHz (48kHz-based sample rates) • 11.2896MHz (44.1kHz-based sample rates) • 12.000MHz (for master mode when MCLK = 12.0MHz or 6.0MHz) For example if 48kHz sampling rate in the measurement ADC is required when using a 48kHz-based sample rate:
			MEAS_ADC_BASE_DIV[15:0] = (12.288MHz/48kHz) - 1 = 255

MEAS ADC BASE DIVIDE LSBYTE (0x2046)

BIT	7	6	5	4	3	2	1	0		
Field		MEAS_ADC_BASE_DIV[7:0]								
Reset		0x23								
Access Type		Write, Read								
BITFIELD)	BITS	RES	S DESCRIPTION						

MEAS_ADC_BAS E_DIV	7:0	EN	MEAS_ADC_BASE_DIV[15:0] Division to set the base sampling rate for the measurement ADC.
			Base sample rate = MEAS_ADC_CLK/(MEAS_ADC_BASE_DIV[15:0] + 1)
			 MEAS_ADC_CLK is derived from the MDLL output clock and can be one of three typical frequencies: 12.288MHz (48kHz-based sample rates) 11.2896MHz (44.1kHz-based sample rates) 12.000MHz (for master mode when MCLK = 12.0MHz or 6.0MHz)
			For example if 48kHz sampling rate in the measurement ADC is required when using a 48kHz-based sample rate:
			MEAS_ADC_BASE_DIV[15:0] = (12.288MHz/48kHz) - 1 = 255

MEAS ADC CHAN 0 DIVIDE (0x2047)

BIT	7	6	5	4	3	2	1	0			
Field		MEAS_ADC_CH0_DIV[7:0]									
Reset		0b0000000									
Access Type		Write, Read									
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE				
MEAS_ADC _CH0_DIV	7:0	A0E	Controls the sa channel in the			0: Divide by 1 1: Divide by 2					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			function of the measurement ADC base sample rate:	
			Note: The set value for MEAS_ADC_CHn_DIV[7:0] is (integer divisor - 1) For example, if the base sample rate is 48kHz, a 4kHz sample rate (48kHz/12) is set by programming MEAS_ADC_CHn_DIV[7:0] = 11.	2: Divide by 3 253: Divide by 254 254: Divide by 255 255: Divide by 256

MEAS ADC CHAN 1 DIVIDE (0x2048)

BIT	7	6	5	4	3	2	1	0		
Field		MEAS_ADC_CH1_DIV[7:0]								
Reset		0b0000000								
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE				
MEAS_ADC _CH1_DIV	7:0	A1E	channel in the function of the sample rate: Note: The set value f MEAS_ADC_C divisor - 1) For example, it 48kHz, a 4kHz set by program	f the base sample rate (4	ADC as a ADC base s (integer ple rate is .8kHz/12) is	0: Divide by 1 1: Divide by 2 2: Divide by 3 253: Divide by 254: Divide by 255: Divide by				

MEAS ADC CHAN 2 DIVIDE (0x2049)

BIT	7	6	5	4	3	2	1	0			
Field		MEAS_ADC_CH2_DIV[7:0]									
Reset				0b000	00000						
Access Type		Write, Read									
BITFIELD	BITS	RES	DESCRIPTION DECODE								
MEAS_ADC _CH2_DIV	7:0	A2E	channel in the function of the Sample Rate: Note: The set value	ample rate of th measurement measurement for CHn_DIV[7:0] is	ADC as a ADC Base	0: Divide by 1 1: Divide by 2 2: Divide by 3 : 253: Divide by 254 254: Divide by 255 255: Divide by 256					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

101 to 111: Reserved

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			divisor - 1)	
			For example, if the base sample rate is 48kHz, a 4kHz sample rate (48kHz/12) is set by programming MEAS_ADC_CHn_DIV[7:0] = 11.	

MEAS ADC CHAN 0 FILT CONFIG (0x204A)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	_	-	MEAS_ADC _CH0_FILT _EN	MEAS_ADC_CH0_FILT_AVG[2:0]			
Reset	-	-	_	_	0b0		0b000		
Access Type	-	-	-	-	Write, Read		Write, Read		
BITFIELD	BITS	RES	DESCRIPTION				DECODE		
MEAS_ADC _CH0_FILT _EN	3	EN	Controls wheth measurement			0: Filter disable 1: Filtering app ADC channel f	lied as per mea	asurement	
MEAS_ADC _CH0_FILT _AVG	2:0	EN	MEAS_ADC_CHn_FILT_AVG[2:0] A moving-average filter is available on each channel of the measurement ADC. This field controls the depth of the filter.			000: No filtering (1-point) 001: 2 points 010: 4 points 011: 8 points 100: 16 points			

MEAS ADC CHAN 1 FILT CONFIG (0x204B)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	-	MEAS_ADC _CH1_FILT _EN	MEAS_ADC_CH1_FILT_AVG[2:0]		_AVG[2:0]
Reset	-	-	-	_	0b0		0b000	
Access Type	-	-	_	-	Write, Read	Write, Read		
BITFIELD	BITS	RES	DESCRIPTION DECODE					
MEAS_ADC _CH1_FILT _EN	3	EN	Controls wheth measurement			0: Filter disable 1: Filtering app ADC channel f	lied as per mea	asurement
MEAS_ADC _CH1_FILT _AVG	2:0	EN	MEAS_ADC_CHn_FILT_AVG[2:0] A0013moving-average filter is available on each0103channel of the measurement ADC. This0113field controls the depth of the filter.1003			000: No filterin 001: 2 points 010: 4 points 011: 8 points 100: 16 points 101 to 111: Re		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	2 1 0	
Field	-	-	_	_	MEAS_ADC _CH2_FILT _EN		MEAS_ADC_CH2_FILT_AVG[2:0]	
Reset	_	-	-	_	0b0		0b000	
Access Type	-	-	-	– – Write, Read Write, Read		Write, Read		
BITFIELD	BITS	RES	DESCRIPTION DECODE					
MEAS_ADC _CH2_FILT _EN	3	EN	Controls wheth measurement			0: Filter disable 1: Filtering app ADC channel f	lied as per me	asurement
MEAS_ADC _CH2_FILT _AVG	2:0	EN	MEAS_ADC_CHn_FILT_AVG[2:0] A moving-average filter is available on each channel of the measurement ADC. This field controls the depth of the filter.			000: No filterin 001: 2 points 010: 4 points 011: 8 points 100: 16 points 101 to 111: Re		

MEAS ADC CHAN 2 FILT CONFIG (0x204C)

MEAS ADC CHAN 0 READBACK (0x204D)

BIT	7	6	5	4	4 3 2 1 0						
Field		MEAS_ADC_CH0_DATA[7:0]									
Reset				0b000	00000						
Access Type		Read Only									
BITFIELD		BITS	RES	DESCRIPTION							
MEAS_ADC_C _DATA	HO	7:0	-	MEAS_ADC_CH0_DATA[7:0] Provides the latest measured Vv value. To convert the 8-bit code into a real voltage, use the following: Measured V _{VBAT} = 2.4V + (CH0DAT[7:0] x 12.5mV). This register reads-back 0x00 when EN = 0.							

MEAS ADC CHAN 1 READBACK (0x204E)

BIT	7	6	5	4	3	2	1	0			
Field		MEAS_ADC_CH1_DATA[7:0]									
Reset		0b0000000									
Access Type				Read	Only						
BITFIELD)	BITS	S RES DESCRIPTION								

BITFIELD	BII3	RE3	DESCRIPTION
MEAS_ADC_CH1 _DATA	7:0	_	$\begin{array}{l} MEAS_ADC_CH1_DATA[7:0] \ Provides \ the \ latest \ measured \\ V_{PVDD} \ value. \ To \ convert \ the \ 8-bit \ code \ into \ a \ real \ voltage, \ use \ the \ following: \\ \\ Measured \ V_{PVDD} = 4.8V + (CH1DAT[7:0] \ x \ 25mV). \\ \\ \\ This \ register \ reads-back \ 0x00 \ when \ \mathsf{EN} = 0. \end{array}$

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

MEAS ADC CHAN 2 READBACK (0x204F)

BIT	7	6	5	4	4 3 2 1 0						
Field			-	MEAS_ADC_C	H2_DATA[7:0]					
Reset				0b000	00000						
Access Type		Read Only									
BITFIELD	I	BITS	RES			DESCRIPTI	ON				
MEAS_ADC_C _DATA	:H2	H2 7:0 - MEAS_ADC_CH2_DATA[7:0] Provides the latest measuremperature value. To convert the 8-bit code into a real temperature, use the following: Measured Temperature (°C) = (CH2DAT[7:0] x 1.28) - 3 This register reads-back 0x00 when EN = 0.					al				

DSP POWER GATING CONTROL (0x2050)

BIT	7	6	5	4	3	2	1	0
Field	-	-	POWER_G ATE_EXIT_ THRESH	POWER_GATE_ENTRY_THRESH[2:0]			AUTO_MUT ING_EN	POWER_G ATING_EN
Reset	-	-	0x1		0x3		0x0	0x0
Access Type	_	_	Write, Read	Write, Read		Write, Read	Write, Read	

BITFIELD	BITS	RES	DESCRIPTION	DECODE
POWER_G ATE_EXIT_ THRESH	5	_	Sets the peak signal level above which the power gating is removed. The setting is relative to that of POWER_GATE_ENTRY_THRESH.	0x0: Entry threshold + 6dB 0x1: Entry threshold + 12dB
POWER_G ATE_ENTR Y_THRESH	4:2	_	Sets the peak signal level below which the power gating triggers.	0x0: ~-91dBFS 0x1: ~-91dBFS 0x2: ~-85dBFS 0x3: ~-81dBFS 0x4: ~-78dBFS 0x5: ~-76dBFS 0x6: Reserved 0x7: Reserved
AUTO_MUT ING_EN	1	_	Enables the automatic muting of the DSP output when low signal level is present. When POWER_GATING_EN = 1, automatic muting is enabled regardless of the AUTO_MUTING_EN setting.	0x0: Auto-mute disabled 0x1: Auto-mute enabled
POWER_G ATING_EN	0	_	Enables the automatic power gating of the DSP core and DSMIG when low signal level is present. When POWER_GATING_EN = 1, automatic muting is enabled regardless of the AUTO_MUTING_EN setting.	0x0: Power gating disabled 0x1: Power gating and auto-mute enabled

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSP POWER GATING STATUS (0x2051)

BIT	7	6	5	4	3	2	1	0
Field	-	-	_	_	_	-	MUTE_ACT IVE	POWER_G ATING_AC TIVE
Reset	-	-	-	-	_	-	0x0	0x0
Access Type	-	-	-	-	-	-	Read Only	Read Only
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
MUTE_ACT IVE	1	-		Readback of whether the power automatic muting has been triggered and is active.			e not active e active	
POWER_G ATING_AC TIVE	0	-	Readback of whether the power automatic power gating has been triggered and is active. 0x0: Power gating not active 0x1: Power gating active					

VBAT LOWEST STATUS (0x2052)

BIT	7	6	5	4	3	2	1	0			
Field		VBAT_LOWEST[7:0]									
Reset		0b1111111									
Access Type		Read, Ext									
BITFIELD	E	BITS	RES			DESCRIPTIO	ON				
VBAT_LOWES	г	7:0	_	VBAT_LOWEST[7:0] Reports the lowest VBAT value since the last read.							

PVDD LOWEST STATUS (0x2053)

BIT	7	6	5	4	3	2	1	0		
Field	PVDD_LOWEST[7:0]									
Reset		0b1111111								
Access Type	Read, Ext									
BITFIELD	BITS RES DESCRIPTION									
PVDD_LOWEST		7:0	_	PVDD_L0 last read.	PVDD_LOWEST[7:0] Reports the lowest PVDD value since the last read.					

BROWNOUT STATUS (0x2054)

BIT	7	6	5	4	3	2 1 0			
Field	-	-	-	-	_	E	BDE_STATE[2:0]		
Reset	-	-	-	-	_		0b000		
Access Type	-	-	_	-	_		Read, Ext		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
BDE_STAT E	2:0	-	Current level o reads-back 000			000: Brownout idle - normal operation 001: Level 1			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				010: Level 2
				011: Level 3
				100: Level 4
				101 to 111: Reserved

BROWNOUT ENABLES (0x2055)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	AMP_DSP_ EN	BDE_AMP_ EN	BDE_EN
Reset	-	-	-	-	-	0b0	0b0	0b0
Access Type	_	-	-	_	_	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	RES	DESCRIPTION				DECODE	
AMP_DSP_ EN	2	-	Enables the output path from the end of the amplifier baseband programming to the host through a PCM interface.			0: Amplifier DSP monitor output path disabled 1: Amplifier DSP monitor output path enabled		
BDE_AMP_ EN	1	SEDE	Enables BDE to be active on the amplifier path when brownout enable is set. When this bit is 0, the BDE only functions on the input current limit for the boost converter.			0: Disabled 1: Enabled		
BDE_EN	0	-	Enables the br that BDE_EN of However, BDE to 0 when EN = controller is in (brownout-prot	EN can only t = 0 or when the normal operation	at any time. be cleared brownout	0: Brownout di 1: Brownout er		

BROWNOUT LEVEL INFINITE HOLD (0x2056)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	BDE_L4_IN F_HLD	-
Reset	-	-	-	-	-	-	0b0	-
Access Type	_	-	-	-	-	-	Write, Read	-
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
BDE_L4_IN F_HLD	1	BDE	Controls an infinite hold feature while in level 4.			0: Transition fro based on VBA 1: Transistion f to BDE_L4_HL	T measuremen from level 4 onl	t

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BROWNOUT LEVEL INFINITE HOLD CLEAR (0x2057)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	BDE_L4_H LD_RLS	-
Reset	-	-	-	-	-	-	0b0	-
Access Type	_	-	-	_	_	-	Write Only	_
BITFIELD	BITS	RES	DESCRIPTION DECODE		DECODE			
BDE_L4_H LD_RLS	1	-	Manually releases the BDE controller from level 4 when used with BDE infinite hold.			0: Writing zero 1: Releases br		er to level 3

BROWNOUT LEVEL HOLD (0x2058)

BIT	7	6	5	4	3	2	1	0		
Field		BDE_HLD[7:0]								
Reset		0b0000000								
Access Type		Write, Read								
BITFIELD	BITS	BITS RES DESCRIPTION DECODE								
BDE_HLD	7:0	BDE	Sets the hold time for each ascending state in the brownout controller.							

BROWNOUT LEVEL 1 THRESHOLD (0x2059)

BIT	7	6	5	4	3	2	1	0	
Field		BDE_L1_VTHRESH[7:0]							
Reset		0b0000000							
Access Type		Write, Read							
BITFIELD		BITS	RES	DESCRIPTION					
BDE_L1_VTHF H	RES	7:0	BDE	BDE_Ln_VTHRESH[7:0] Sets the trigger level for each threshold is the brownout controller. Refer to the measurement ADC CH0 (VBAT) result register to set these levels. A value of 0000 0000 (all zeros) means that state is not used and is entirely bypassed (no hold times).					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BROWNOUT LEVEL 2 THRESHOLD (0x205A)

BIT	7	6	5	4	3	2	1	0
Field	BDE_L2_VTHRESH[7:0]							
Reset	0b0000000							
Access Type		Write, Read						
BITFIELD		BITS	RES			DESCRIPTI	ON	
BDE_L2_VTHR H	ES	7:0	BDE	BDE_Ln_VTHRESH[7:0] Sets the trigger level for each threshold in the brownout controller. Refer to the measurement ADC CH0 (VBAT) result register to set these levels. A value of 0000 0000 (all zeros) means that state is not used and is entirely bypassed (no hold times).				

BROWNOUT LEVEL 3 THRESHOLD (0x205B)

BIT	7	6	5	4	3	2	1	0	
Field		BDE_L3_VTHRESH[7:0]							
Reset	0b0000000								
Access Type		Write, Read							
BITFIELD		BITS	RES	DESCRIPTION					
BDE_L3_VTHR H	ES	7:0	BDE	BDE_Ln_VTHRESH[7:0] Sets the trigger level for each threshold i the brownout controller. BDE Refer to the measurement ADC CH0 (VBAT) result register to set these levels. A value of 0000 0000 (all zeros) means that state is not used and is entirely bypassed (no hold times).					

BROWNOUT LEVEL 4 THRESHOLD (0x205C)

BIT	7	6	5	4	3	2	1	0
Field	BDE_L4_VTHRESH[7:0]							
Reset	0b0000000							
Access Type	Write, Read							
BITFIELD		BITS	RES			DESCRIPTI	ON	
BDE_L4_VTHR H	ES	7:0	BDE	BDE_Ln_VTHRESH[7:0] Sets the trigger level for each threshold the brownout controller. Refer to the measurement ADC CH0 (VBAT) result register to se these levels. A value of 0000 0000 (all zeros) means that state is not used and is entirely bypassed (no hold times).				

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

11111111: 255 LSBs of hysteresis

7 6 5 3 2 1 BIT 4 BDE_VTHRESH_HYST[7:0] Field Reset 0b0000000 Access Write, Read Туре BITFIELD BITS RES DESCRIPTION DECODE 00000000: No hysteresis BDE_VTHRESH_HYST[7:0] Sets a 0000001: 1 LSB of hysteresis hysteresis value for the threshold levels. 00000010: 2 LSBs of hysteresis BDE VTHR BDE 7:0 ...: 1 LSB steps ESH_HYST Refer to the measurement ADC CH0 11111101: 253 LSBs of hysteresis (VBAT) result register for details of the 11111110: 254 LSBs of hysteresis LSB size.

BROWNOUT THRESHOLD HYSTERYSIS (0x205D)

BROWNOUT AMP LIMITER ATTACK RELEASE (0x205E)

BIT	7	6	5	4	3	2	1	0		
Field		AMP_LIM	_ATK[3:0]		AMP_LIM_RLS[3:0]					
Reset		0b0	000		060000					
Access Type		Write,	Read			Write,	Read			

BITFIELD	BITS	RES	DESCRIPTION	DECODE
AMP_LIM_ ATK	7:4	SEDE	Selects the attack rate for the gain change.	0000: 10µs/dB 0001: 20µs/dB 0010: 40µs/dB 0011: 80µs/dB 0100: 160µs/dB 0101: 320µs/dB 0110: 640µs/dB 0111: 1.28ms/dB 1000: 2.56ms/dB 1001: 5.12ms/dB 1010: 10.24ms/dB 1011: 20.48ms/dB 1100: 40.96ms/dB 1101: 81.92ms/dB 1110: 163.84ms/dB 1111: 327.68ms/dB
AMP_LIM_ RLS	3:0	SEDE	Selects the release rate for the gain change.	0000: 40µs/dB 0001: 80µs/dB 0010: 160µs/dB 0011: 320µs/dB 0100: 640µs/dB 0101: 1.28ms/dB 0110: 2.56ms/dB 1000: 10.24ms/dB 1001: 20.48ms/dB 1011: 81.92ms/dB 1001: 63.84ms/dB

0

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				1101: 327.68ms/dB 1110: 655.36ms/dB 1111: 1310.72ms/dB

BROWNOUT AMP GAIN ATTACK RELEASE (0x205F)

BIT	7	6	5	4	3	2	1	0
Field		AMP_GA	IN_ATK[3:0]		AMP_GAIN_RLS[3:0]			
Reset		0b	0001		0b1111			
Access Type		Write	e, Read		Write, Read			
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
AMP_GAIN _ATK	7:4	SEDE	Selects the attachange.	ack rate for the	gain	0000: Instantaneous (step change, r ramp) 0001: 10µs/dB 0010: 20µs/dB 0011: 40µs/dB 0100: 80µs/dB 0101: 160µs/dB 0110: 320µs/dB 0111: 640µs/dB 1000: 1.28ms/dB 1001: 2.56ms/dB 1011: 10.24ms/dB 1001: 20.48ms/dB 1100: 20.48ms/dB 1101: 40.96ms/dB 1110: 81.92ms/dB 1111: 163.84ms/dB		
AMP_GAIN _RLS	3:0	SEDE	Selects the relectance	ease rate for th	e gain	0000: 40µs/dB 0001: 80µs/dB 0010: 160µs/dB 0011: 320µs/dB 0100: 640µs/dB 0101: 1.28ms/dB 0110: 2.56ms/dB 1010: 2.56ms/dB 1000: 10.24ms/dB 1001: 20.48ms/dB 1011: 81.92ms/dB 1101: 327.68ms/dB 1101: 327.68ms/dB 1110: 655.36ms/dB 1111: 1310.72ms/dB		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BROWNOUT AMP1 CLIP MODE (0x2060)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	-	-	_	AMP_CLIP_ MODE	
Reset	-	-	-	-	-	-	-	0b0	
Access Type	-	-	-	_	_	_	_	Write, Read	
BITFIELD	BITS	RES	DESCRIPTION			DECODE			
AMP_CLIP_ MODE	0	SEDE	Controls how clip level changes are applied.			0: Clip release level changes occur on zero crossing event1: Clip release level changes occur as soon as possible			

BROWNOUT LEVEL 1 CURRENT LIMIT (0x2061)

BIT	7	6	5	4	3	2	1	0			
Field	-		BDE_L1_ILIM[6:0]								
Reset	-		0b00000								
Access Type	-		Write, Read								
BITFIELD	BITS	RES	C	ESCRIPTION		DECODE					
BDE_L1_ILI M	6:0	BDE	Sets the overrinput current li			0000000: 0.00A 0000001: 0.50A 0000010: 1.00A 0000011: 1.05A : in 0.05A steps 0111111: 4.05A 1000000: 4.10A 1000001 to 1111111: Reserved					

BROWNOUT LEVEL 1 AMP 1 CONTROL 1 (0x2062)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	BDE_L1_AMP1_LIM[3:0]				
Reset	-	-	-	-	0b0000				
Access Type	-	-	_	_	Write, Read				
BITFIELD	BITS	RES	D	ESCRIPTION	DECODE				
BDE_L1_A MP1_LIM	3:0	BDE	Sets the limiter battery level n.		critical	0: 0dBFS 1: -1dBFS 2: -2dBFS : in -1dBFS steps 14: -14dBFS 15: -15dBFS			
Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	1	0			
Field	-	-		BDE_L1_AMP1_CLIP[5:0]							
Reset	-	_			0b0	00000					
Access Type	-	-		Write, Read							
BITFIELD	BITS	RES	C	DESCRIPTION DECODE							
BDE_L1_A MP1_CLIP	5:0	BDE	Sets the thresh occurs in the d critical battery	ligital signal pro		000000: 0dB 00001: -0.25d 000010: -0.50d 000011: -0.75d 000100: -1.00d 000101: -1.25d : in -0.25dB 111010: -14.50 111011: -14.75 111100: -15.00 111101 to 1111	IB IB IB steps odB idB idB				

BROWNOUT LEVEL 1 AMP 1 CONTROL 2 (0x2063)

BROWNOUT LEVEL 1 AMP 1 CONTROL 3 (0x2064)

BIT	7	6	5	4	3	2	1	0			
Field	-	-		BDE_L1_AMP1_GAIN[5:0]							
Reset	-	-			0b0	00000					
Access Type	_	_		Write, Read							
BITFIELD	BITS	RES	D	DESCRIPTION DECODE							
BDE_L1_A MP1_GAIN	5:0	BDE	Sets the gain r level n.	eduction for cri	tical battery	000000: 0dB 00001: -0.250 000010: -0.500 000011: -0.750 000100: -1.000 000101: -1.250 : in -0.25dB 111010: -14.50 111011: -14.75 111100: -15.00 111101 to 1111	B B B steps dB dB dB				

BROWNOUT LEVEL 2 CURRENT LIMIT (0x2065)

BIT	7	6	5	4	3	2	1	0		
Field	-		BDE_L2_ILIM[6:0]							
Reset	-				0b000000					
Access Type	_		Write, Read							
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
BDE_L2_ILI M	6:0	BDE	Sets the override for the boost converter input current limit for each threshold level. 0000000: 0.00A 0000001: 0.50A 0000010: 1.00A							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				0000011: 1.05A : in 0.05A steps 0111111: 4.05A 1000000: 4.10A
				1000000.4.10A 1000001 to 1111111: Reserved

BROWNOUT LEVEL 2 AMP 1 CONTROL 1 (0x2066)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-		BDE_L2_AM	1P1_LIM[3:0]	
Reset	-	-	-	-		0b0	000	
Access Type	-	-	-	-	Write, Read			
BITFIELD	BITS	RES	D	ESCRIPTION	DECODE			
BDE_L2_A MP1_LIM	3:0	BDE	Sets the limiter battery level n.	o: 0dBFS 1: -1dBFS 2: -2dBFS : in -1dBFS steps 14: -14dBFS 15: -15dBFS				

BROWNOUT LEVEL 2 AMP 1 CONTROL 2 (0x2067)

BIT	7	6	5	4	3	2	1	0			
Field	_	-		BDE_L2_AMP1_CLIP[5:0]							
Reset	_	_			0b0	00000					
Access Type	-	-		Write, Read							
BITFIELD	BITS	RES	D	DESCRIPTION DECODE							
BDE_L2_A MP1_CLIP	5:0	BDE	Sets the thresh occurs in the d critical battery	ligital signal pro		000000: 0dB 00001: -0.250 000010: -0.500 000010: -0.750 000100: -1.000 000101: -1.250 : in -0.25dB 111010: -14.50 111011: -14.75 111100: -15.00 111101 to 1111	IB IB IB steps odB idB idB				

BROWNOUT LEVEL 2 AMP 1 CONTROL 3 (0x2068)

BIT	7	6	5	4	3	2	1	0
Field	-	-	BDE_L2_AMP1_GAIN[5:0]					
Reset	-	-	0b00000					
Access Type	-	-	Write, Read					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
BDE_L2_A MP1_GAIN	5:0	BDE	Sets the gain reduction for critical battery level n.	000000: 0dB 000001: -0.25dB 000010: -0.50dB 000011: -0.75dB 000100: -1.00dB 000101: -1.25dB : in -0.25dB steps 111010: -14.50dB 111011: -14.75dB 111100: -15.00dB 111101 to 111111: Reserved

BROWNOUT LEVEL 3 CURRENT LIMIT (0x2069)

BIT	7	6	6 5 4 3 2 1 0							
Field	-		BDE_L3_ILIM[6:0]							
Reset	-				0b00000					
Access Type	-		Write, Read							
BITFIELD	BITS	RES	DESCRIPTION DECODE							
BDE_L3_ILI M	6:0	BDE	Sets the override for the boost converter input current limit for each threshold level. 00000001: 0.00A : in 0.05A steps 0000011: 1.05A : in 0.05A steps 0111111: 4.05A 1000000: 4.10A 1000001 to 1111111: Reserved					ed		

BROWNOUT LEVEL 3 AMP 1 CONTROL 1 (0x206A)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-		BDE_L3_AM	IP1_LIM[3:0]	
Reset	-	-	-	-		0b0	000	
Access Type	-	-	-	-	Write, Read			
BITFIELD	BITS	RES	D	ESCRIPTION	DECODE			
BDE_L3_A MP1_LIM	3:0	BDE	Sets the limiter battery level n.		eshold for critical 2: -2dBFS : in -1dBFS steps 14: -14dBFS 15: -15dBFS			

BROWNOUT LEVEL 3 AMP 1 CONTROL 2 (0x206B)

BIT	7	6	5	4	3	2	1	0
Field	-	-	BDE_L3_AMP1_CLIP[5:0]					
Reset	-	-	0b00000					
Access Type	-	-	Write, Read					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
BDE_L3_A MP1_CLIP	5:0	BDE	Sets the threshold at which clipping occurs in the digital signal processing for critical battery level n.	000000: 0dB 000001: -0.25dB 000010: -0.50dB 000011: -0.75dB 000100: -1.00dB 000101: -1.25dB : in -0.25dB steps 111010: -14.50dB 111011: -14.75dB 111100: -15.00dB 111101 to 111111: Reserved

BROWNOUT LEVEL 3 AMP 1 CONTROL 3 (0x206C)

BIT	7	6	5	5 4 3 2 1								
Field	-	_		BDE_L3_AMP1_GAIN[5:0]								
Reset	-	_		0b000000								
Access Type	_	-		Write, Read								
BITFIELD	BITS	RES	6	DESCRIPTION			DECODE					
BDE_L3_A MP1_GAIN	5:0	BDE	Sets the gain r level n.	reduction for cr	tical battery	000000: 0dB 00001: -0.250 000010: -0.500 000011: -0.750 000100: -1.000 000101: -1.250 : in -0.25dB 111010: -14.50 111011: -14.75 111100: -15.00 111101 to 1111	IB IB IB steps odB idB idB					

BROWNOUT LEVEL 4 CURRENT LIMIT (0x206D)

BIT	7	6	5	4	3	2	1	0			
Field	-		BDE_L4_ILIM[6:0]								
Reset	-		0b00000								
Access Type	-			Write, Read							
BITFIELD	BITS	RES	C	ESCRIPTION			DECODE				
BDE_L4_ILI M	6:0	BDE	Sets the overri input current li			0000000: 0.00A 0000001: 0.50A 0000010: 1.00A 0000011: 1.05A					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	BDE_L4_AMP1_LIM[3:0]				
Reset	-	-	-	-	0b0000				
Access Type	-	-	-	_	Write, Read				
BITFIELD	BITS	RES	D	ESCRIPTION	DECODE				
BDE_L4_A MP1_LIM	3:0	BDE	Sets the limiter battery level n.		0: 0dBFS 1: -1dBFS 2: -2dBFS : in -1dBFS steps 14: -14dBFS 15: -15dBFS				

BROWNOUT LEVEL 4 AMP 1 CONTROL 1 (0x206E)

BROWNOUT LEVEL 4 AMP 1 CONTROL 2 (0x206F)

BIT	7	6	5	5 4 3 2 1							
Field	BDE_L4_A MP1_MUTE	-		BDE_L4_AMP1_CLIP[5:0]							
Reset	0b0	-		0b00000							
Access Type	Write, Read	_		Write, Read							
BITFIELD	BITS	RES		DESCRIPTION			DECODE				
BDE_L4_A MP1_MUTE	7	BDE		ownout level 4 mute. Mutes the audio ream when the battery reaches critical vel 4.							
BDE_L4_A MP1_CLIP	5:0	BDE		hold at which c digital signal pro level n.		000000: 0dB 00001: -0.250 000010: -0.500 000011: -0.750 000100: -1.000 000101: -1.250 : in -0.25dB 111010: -14.50 111011: -14.75 111100: -15.00 111101 to 111	1B 1B 1B 1B steps 0dB 5dB				

BROWNOUT LEVEL 4 AMP 1 CONTROL 3 (0x2070)

BIT	7	6	5	5 4 3 2 1							
Field	-	_		BDE_L4_AMP1_GAIN[5:0]							
Reset	-	-		0b00000							
Access Type	-	-			Write	e, Read					
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE				
BDE_L4_A MP1_GAIN	5:0	BDE	Sets the gain r level n.	Sets the gain reduction for critical battery 000000: 0dB evel n. 000001: -0.25dB 000010: -0.50dB 000011: -0.75dB							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				000100: -1.00dB 000101: -1.25dB : in -0.25dB steps 111010: -14.50dB 111011: -14.75dB 111100: -15.00dB 111101 to 111111: Reserved

BROWNOUT LOWEST STATUS (0x2071)

BIT	7	6	5	4	3	2	1	0	
Field	_	_	-	-	-	BE	BDE_LOWEST[2:0]		
Reset	-	_	-	-	-		0b000		
Access Type	_	-	-	_	_		Read, Ext		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
BDE_LOW EST	2:0	_	Reports the lov level number) s		· •	001: Level 1 010: Level 2 011: Level 3 100: Level 4	000: Brownout idle - normal operation 001: Level 1 010: Level 2 011: Level 3		

BROWNOUT ILIM HOLD (0x2072)

BIT	7	6	5	4	3	2	1	0			
Field		BDE_ILIM_HLD[7:0]									
Reset		0b0000000									
Access Type		Write, Read									
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE				
BDE_ILIM_ HLD	7:0	EN	Sets the hold ti	ime for boost IL	.IM.	0x00: 0ms 0x01: 0.1ms 0x02: 1ms : 1ms steps 0xFD: 252ms 0xFE: 253ms 0xFF: 254ms					

BROWNOUT LIM HOLD (0x2073)

BIT	7	6	5	4	3	2	1	0			
Field		BDE_LIM_HLD[7:0]									
Reset		0b0000000									
Access Type		Write, Read									
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE				
BDE_LIM_ HLD	7:0	EN	Sets the hold time for limiter. 0x00: 0ms 0x01: 0.1ms								

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				0x02: 1ms : 1ms steps 0xFD: 252ms 0xFE: 253ms 0xFF: 254ms

BROWNOUT CLIP HOLD (0x2074)

BIT	7	7 6 5 4 3 2 1 0									
Field		BDE_CLIP_HLD[7:0]									
Reset		0b0000000									
Access Type		Write, Read									
BITFIELD	BITS	BITS RES DESCRIPTION DECODE									
BDE_CLIP_ HLD	7:0	EN	Sets the hold ti	ime for clipper t	function.	0x00: 0ms 0x01: 0.1ms 0x02: 1ms : 1ms steps 0xFD: 252ms 0xFE: 253ms 0xFF: 254ms					

BROWNOUT GAIN HOLD (0x2075)

BIT	7	6	5	4	3	2	1	0		
Field				BDE_GAIN	1_HLD[7:0]	•	•			
Reset		0b0000000								
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
BDE_GAIN _HLD	7:0	EN	Sets the hold ti	ime for gain fur	iction.	0x00: 0ms 0x01: 0.1ms 0x02: 1ms : 1ms steps 0xFD: 252ms 0xFE: 253ms 0xFF: 254ms				

ENV TRACKER VOUT HEADROOM (0x2076)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	E	ENV_TRACKER_BST_VOUT_HEADROOM[4:0]				
Reset	-	-	-			0b01111			
Access Type	_	-	-	Write, Read					
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
ENV_TRAC KER_BST_ VOUT_HEA	4:0	ETE	Boost voltage o envelope track		m for	00000: 0.000V 00001: 0.125V 00010: 0.250V			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				00011: 0.375V
				00100: 0.500V
				00101: 0.625V
				00110: 0.750V
				00111: 0.875V
				01000: 1.000V
				01001: 1.125V
				01010: 1.250V
				01011: 1.375V
				01100: 1.500V
				01101: 1.625V
				01110: 1.750V
				01111: 1.875V
DROOM				10000: 2.000V
				10001: 2.125V
				10010: 2.250V
				10011: 2.375V
				10100: 2.500V
				10101: 2.625V
				10110: 2.750V
				10111: 2.875V
				11000: 3.000V
				11001: 3.125V
				11010: 3.250V
				11011: 3.375V
				11100: 3.500V
				11101 to 11111: Reserved

ENV TRACKER BOOST VOUT DELAY (0x2077)

BIT	7	6	5	4	3	2	1	0		
Field	ENV_TRAC KER_BDE_ MODE	_	ENV_BYP	V_BYP_DELAY[5:0]						
Reset	0b1	-		0b00000						
Access Type	Write, Read	-		Write, Read						
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
ENV_TRAC KER_BDE_ MODE	7	EN	Mirror BDE gai at the front end boost bypass a detectors.	d of the envelop	be tracker	0: Do not mirro clipping at the tracker boost b threshold dete 1: Mirror BDE clipping at the tracker boost b threshold dete	front end of the pypass and FE ctors. gain adjustmen front end of the pypass and FE	e envelope T scaling nts and e envelope		
			000000: No delay							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

ENV TRACKER RELEASE RATE (0x2078)

BIT	7	6	5	4	3	2	1	0	
Field	-	_	-	(ER_RLS_RA ALE[1:0]	_	ENV_TRACKER_RLS_RATE[2:0]			
Reset	-	-	0b	000	_		0b111		
Access Type	-	_	Write, Read – Write, Read						
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
ENV_TRAC KER_RLS_ RATE_SCA LE	5:4	ETE	release rate as	for envelope tra controlled by R_RLS_RATE		00: No scaling 01: 2x faster 10: 2x slower 11: 4x slower			
ENV_TRAC KER_RLS_ RATE	2:0	ETE	Boost gain reduction rate. This setting should be used together with ENV_TRACKER_RLS_RATE_SCALE. The decode shown assumes no scaling.			000: 10ms/V 001: 50ms/V 010: 100ms/V 011: 250ms/V 100: 500ms/V 101: 750ms/V 110: 1000ms/V 111: 1500ms/V			

ENV TRACKER HOLD RATE (0x2079)

BIT	7	6	5	4	3	2	2 1 0		
Field	-	-	-	-	_	ENV_TRA	ENV_TRACKER_HOLD_RATE[2:0]		
Reset	-	-	-	-	-		0b111		
Access Type	-	-	-	-	_	Write, Read			
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
ENV_TRAC KER_HOLD _RATE	2:0	ETE	Sets the hold t tracker starts b decrease.			000: 10ms 001: 50ms 010: 100ms 011: 250ms 100: 500ms 101: 750ms 110: 1000ms 111: 1500ms			

ENV TRACKER CONTROL (0x207A)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	-	ENV_TRAC KER_EN
Reset	-	-	-	-	_	-	-	0b1
Access Type	-	_	-	_	_	-	_	Write, Read
BITFIELD	BITS	RES	DESCRIPTION DECODE					
ENV_TRAC KER_EN	0	_	Enable the boost output envelope tracker. 0: Disable boost enve 1: Enable boost enve					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	1	0
Field	_	_	-		ENV_TRA	CKER_BST_VO	UT_RD[4:0]	
Reset	_	_	_			0b00000		
Access Type	_	-	-	Read Only				
BITFIELD	BITS	RES	C	DESCRIPTION			DECODE	
ENV_TRAC KER_BST_ VOUT_RD	4:0	_	output voltage • Who read bloc • Who env this prog valu • Who env this boo boo	ER_BST_VOUT readback: en EN = 0, this ds-back 00000 cks are in reset. en EN = 1, and relope tracker is register reads- grammed boost ue set by BST_' en EN = 1, and relope tracker is register reads- ost output value envelope tracket	register as all circuit the disabled, back the output /OUT. the enabled, back the as set by	00000: 6.500V 00001: 6.625V 00010: 6.750V 00011: 6.875V 00100: 7.00V 00101: 7.125V 00110: 7.250V 00111: 7.375V 01000: 7.500V 01001: 7.625V 01000: 7.500V 01011: 7.875V 01100: 8.000V 01101: 8.125V 01100: 8.000V 01101: 8.250V 01111: 8.375V 10000: 8.500V 10011: 8.625V 10010: 8.750V 10011: 9.250V 10111: 9.375V 11000: 9.500V 11011: 9.50V 11011: 9.750V 11001: 9.750V 11001: 9.750V 11001: 9.750V 11001: 9.750V 11001: 9.750V 11001: 9.750V 11001: 0.0000 11101 to 1111	V	

ENV TRACKER BOOST VOUT READBACK (0x207B)

BOOST BYPASS 1 (0x207C)

BIT	7	6	5	4	3	3 2 1 0				
Field	-	BST_CURR LIM_MASK _EN		_	BST_BYP_HEADROOM[3:0]					
Reset	-	0b1	-	-	0b1001					
Access Type	_	Write, Read	-	_	Write, Read					
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
BST_CURR LIM_MASK _EN	6	EN	Enables the bo masking timer.		0: Disable boost current limit interrupt masking timer 1: Enable boost current limit interrupt masking timer					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
BST_BYP_ HEADROO M	3:0	EN	Sets the amount of headroom between V_{VBAT} and the boost bypass threshold.	0000: 0.0mV 0001: 125mV 0010: 250mV 0011: 375mV : 1101: 1625mV 1110: 1750mV 1111: 1875mV

BOOST BYPASS 2 (0x207D)

BIT	7	6	5	4	3	2	1	0	
Field	-	B	ST_CURRLIM_I	MASK_TIMER[3:0]	-	BST_BYP_	MODE[1:0]	
Reset	_		0b0)101		-	0b	11	
Access Type	-		Write, Read – Write, Read					Read	
BITFIELD	BITS	RES	DESCRIPTION DECODE						
BST_CURR LIM_MASK _TIMER	6:3	EN	Sets the amou needs to be m bypass exits.	nt of time that t asked every tin		0000: 20µs 0001: 40µs 0010: 80µs 0011: 160µs 0100: 320µs 0101: 640µs 0110: 1.28ms 0111: 2.56ms 1000: 5.12ms 1001: 10.24ms 1011: 20.48ms 1011 to 1111: Reserved			
BST_BYP_ MODE	1:0	EN	Sets the boost	bypass mode.		00: Automatic II automatically to on V_{VBAT} and The measurem configured to m changed from 0 turn on. Autom turn off the boo whether the boo 01: Boost bypa switch. 10: Boost bypa switch. 10: Boost bypa 11: Automatic II automatically to on V_{VBAT} and The measurem configured to m changed from 0 until automatic whether the boo	urned on and o the audio signation the audio signation the audio signation the audio signatic boost bypas at after it deter ost is needed. ss on—Boost of ss off—Boost is poost bypass— urned on and o the audio signation the au	ff depending al amplitude. comatically When EN is st is forced to ass can then mines does not s on. Boost is ff depending al amplitude. comatically When EN is st stays off	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

11: Reserved

BOOST BYPASS 3 (0x207E)

BIT	7	6	5	4	3	2	1	0	
Field	_	_	-	-		BST_BYP_HOLD_TIME[3:0]			
Reset	_	_	-	-		0b1	000		
Access Type	-	-	-	_	Write, Read				
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
BST_BYP_ HOLD_TIM E	3:0	EN	Sets the amou signal needs to bypass thresho allowed to stop bypass mode.	be below the old before the b	boost oost is	0000: 10ms 0001: 20ms 0010: 60ms 0011: 110ms 0100: 260ms 0101: 510ms 0110: 760ms 0111: 1.0s 1000: 1.5s 1000: 1.5s 1001: 2.0s 1010: 2.5s 1011: 2.0s 1010: 3.5s 1101: 4.0s 1110: 4.5s 1111: 5.0s			

FET SCALING 1 (0x207F)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	_	-		CALE_MODE :0]
Reset	-	_	-	_	_	_	0b	00
Access Type	-	-	-	-	_	_	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
AMP_FET_ SCALE_MO DE	1:0	EN	Sets the amplifier FET scaling mode.00: Automatic amplifier FET sca 01: Amplifier FETs are forced to size 10: Amplifier FETs are forced to				to maximum	

FET SCALING 2 (0x2080)

BIT	7	6	5	4	3	2	1	0		
Field	-	-	-	AMP_FET_SCALE_THRESHOLD[4:0]						
Reset	-	-	-		0b00011					
Access Type	-	_	-	Write, Read						
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
AMP_FET_ SCALE_TH RESHOLD	4:0	EN	above which th	ets the signal threshold amplitude bove which the FETs are scaled to their naximum size. When			/1dBV _{PK} , 0.17 /06dBV _{PK} , 0.19 /1dBV _{PK} , 0.213	1V _{PK}		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
			AMP_FET_SCALE_THRESHOLD is set to 11111b (and AMP_FET_SCALE_MODE is 00b), 1/4 size FETs are used when the boost is in bypass mode and full size FETs are used when the boost is on.	: 11100: 10.9229dBV _{PK} , 3.517V _{PK} 11101: 11.8604dBV _{PK} , 3.918V _{PK} 11110: 12.7979dBV _{PK} , 4.364V _{PK} 11111: Controlled by boost bypass

FET SCALING 3 (0x2081)

BIT	7	6	5	4	3	2	1	0	
Field	-	_	-	-	AMP_FET_SCALE_HYST[3:0]				
Reset	-	-	-	-	0b0000				
Access Type	-	-	-	-	Write, Read				

BITFIELD	BITS	RES	DESCRIPTION	DECODE
AMP_FET_ SCALE_HY ST	3:0	EN	Sets the amplifier FET scaling hysteresis.	0000: 0.00000 0001: 0.46875 0010: 0.93750 0011: 1.40625 0100: 1.8750 0101: 2.34375 0110: 2.81250 0111: 3.28125 1000 to 1111: Reserved

FET SCALING 4 (0x2082)

BIT	7	6	5					
Field	-	-	_	_	AMP_FET_SCALE_HOLD_TIME[3:0]			
Reset	-	-	_	-	0b0111			
Access Type	-	_	-	-	Write, Read			
BITFIELD	BITS	RES	D	DESCRIPTION DECODE				
AMP_FET_ SCALE_HO LD_TIME	3:0	EN	signal needs to FET scaling th FET scaling hy	nt of time that t b be below the reshold minus t vsteresis before d to reduce to 2	amplifier the amplifier the FET	0000: 10ms 0001: 20ms 0010: 60ms 0011: 110ms 0100: 260ms 0101: 510ms 0110: 760ms 0111: 1.0s 1000: 1.5s 1000: 1.5s 1001: 2.0s 1010: 2.5s 1011: 3.0s 1100: 3.5s		

1101: 4.0s 1110: 4.5s 1111: 5.0s

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

ADVANCED SETTINGS (0x2084)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	_	SPK_SPEE DUP
Reset	-	-	-	-	-	-	-	0b1
Access Type	_	_			-	-	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
SPK_SPEE DUP	0	EN	Speaker state machine speed up option.			0: Normal spea time 1: Speedup sp time	-	

DSM_EQ_BQ1_B0_BYTE0 (0x2129)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_B0[7:0]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ1_B 0		7:0	-	24-bit fixe	24-bit fixed point coefficient <4.20>					

DSM_EQ_BQ1_B0_BYTE1 (0x212A)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_B0[15:8]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ1_B 0		7:0	_	24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ1_B0_BYTE2 (0x212B)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_B0[23:16]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ1_B 0		7:0	_	24-bit fixed point coefficient <4.20>						

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ1_B1_BYTE0 (0x212D)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ1_B1[7:0]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1 1	_B	7:0	_	24-bit fixe	24-bit fixed point coefficient <4.20>					

DSM_EQ_BQ1_B1_BYTE1 (0x212E)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ1_B1[15:8]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1	_B	7:0	-	24-bit fixe	24-bit fixed point coefficient <4.20>					

DSM_EQ_BQ1_B1_BYTE2 (0x212F)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ1_B1[23:16]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1	_В	7:0 – 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ1_B2_BYTE0 (0x2131)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_B2[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1	_В	7:0	 24-bit fixed point coefficient <4.20> 							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ1_B2_BYTE1 (0x2132)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ1_B2[15:8]										
Reset		0xFF										
Access Type	Write Only											
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ1 2	1_B 7:0 – 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ1_B2_BYTE2 (0x2133)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_B2[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1 2	1_B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ1_A1_BYTE0 (0x2135)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_A1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1	- ^A 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ1_A1_BYTE1 (0x2136)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_A1[15:8]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ1	1_A 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ1_A1_BYTE2 (0x2137)

BIT	7		6	5	4	3	2	1	0		
Field		DSM_EQ_BQ1_A1[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ1 1	1_A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ1_A2_BYTE0 (0x2139)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_A2[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	I	BITS RES DESCRIPTION								
DSM_EQ_BQ1 2	A 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ1_A2_BYTE1 (0x213A)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_A2[15:8]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ1_ 2	EQ_BQ1_A 7:0		_	24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ1_A2_BYTE2 (0x213B)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ1_A2[23:16]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ1_A 2	A 7:0 - 24-bit fixed point coefficient <4.20>		24-bit fixed point coefficient <4.20>							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ2_B0_BYTE0 (0x213D)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ2_B0[7:0]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ2 0	2_B 7:0 – 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ2_B0_BYTE1 (0x213E)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ2_B0[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ2	2_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ2_B0_BYTE2 (0x213F)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_B0[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	2 ^{-B} 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ2_B1_BYTE0 (0x2141)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_B1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	2_B 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ2_B1_BYTE1 (0x2142)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_B1[15:8]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2 1	B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ2_B1_BYTE2 (0x2143)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ2_B1[23:16]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	_B 7:0 _ 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ2_B2_BYTE0 (0x2145)

BIT	7	6	5	4	3	2	1	0	
Field	DSM_EQ_BQ2_B2[7:0]								
Reset		0xFF							
Access Type		Write Only							
BITFIELD		BITS RES DESCRIPTION							
DSM_EQ_BQ2	2_B 7:0 _ 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ2_B2_BYTE1 (0x2146)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_B2[15:8]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	2_B 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ2_B2_BYTE2 (0x2147)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ2_B2[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ2 2	B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ2_A1_BYTE0 (0x2149)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_A1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	2_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ2_A1_BYTE1 (0x214A)

BIT	7	6	5	4	3	2	1	0	
Field	DSM_EQ_BQ2_A1[15:8]								
Reset		0xFF							
Access Type	Write Only								
BITFIELD		BITS RES DESCRIPTION							
DSM_EQ_BQ2	2_A 7:0 – 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ2_A1_BYTE2 (0x214B)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ2_A1[23:16]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	2_A 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ2_A2_BYTE0 (0x214D)

BIT	7		6	5	4	3	2	1	0		
Field		DSM_EQ_BQ2_A2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ2 2	2 A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ2_A2_BYTE1 (0x214E)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ2_A2[15:8]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ2	P_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ2_A2_BYTE2 (0x214F)

BIT	7	6	5	4	3	2	1	0	
Field	DSM_EQ_BQ2_A2[23:16]								
Reset		0xFF							
Access Type	Write Only								
BITFIELD	1	BITS RES DESCRIPTION							
DSM_EQ_BQ2	P_A 7:0 _ 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ3_B0_BYTE0 (0x2151)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B0[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 0	3_B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ3_B0_BYTE1 (0x2152)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B0[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 0	B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_B0_BYTE2 (0x2153)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B0[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3	B ^{-B} 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_B1_BYTE0 (0x2155)

BIT	7 6 5 4 3 2 1							0		
Field		DSM_EQ_BQ3_B1[7:0]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ3	_В	7:0 – 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ3_B1_BYTE1 (0x2156)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3	3_B 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ3_B1_BYTE2 (0x2157)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B1[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 1	B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_B2_BYTE0 (0x2159)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3	_В	7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ3_B2_BYTE1 (0x215A)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ3_B2[15:8]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ3	B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ3_B2_BYTE2 (0x215B)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_B2[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 2	3_B 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ3_A1_BYTE0 (0x215D)

BIT	7	,	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ3_A1[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 1	A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_A1_BYTE1 (0x215E)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_A1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3	A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_A1_BYTE2 (0x215F)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ3_A1[23:16]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ3	A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ3_A2_BYTE0 (0x2161)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ3_A2[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ3 2	A 7:0 - 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ3_A2_BYTE1 (0x2162)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ3_A2[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ3 2	3-A 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ3_A2_BYTE2 (0x2163)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ3_A2[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ3	3_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_B0_BYTE0 (0x2165)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B0[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ4	_B	7:0 – 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ4_B0_BYTE1 (0x2166)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B0[15:8]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ4 0	B 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ4_B0_BYTE2 (0x2167)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ4_B0[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ4 0	4_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ4_B1_BYTE0 (0x2169)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	I	BITS RES DESCRIPTION								
DSM_EQ_BQ4	M4_B 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_B1_BYTE1 (0x216A)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ4_B1[15:8]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ4	¹⁴ _B 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_B1_BYTE2 (0x216B)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B1[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ4	4_B 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ4_B2_BYTE0 (0x216D)

BIT	7		6	5	4	3	2	1	0		
Field		DSM_EQ_BQ4_B2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ4 2	4_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ4_B2_BYTE1 (0x216E)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B2[15:8]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ4	P4_B 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_B2_BYTE2 (0x216F)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ4_B2[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ4	4_B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_A1_BYTE0 (0x2171)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ4_A1[7:0]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ4	4_A 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ4_A1_BYTE1 (0x2172)

BIT	7		6	5	4	3	2	1	0		
Field		DSM_EQ_BQ4_A1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ4 1	- A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ4_A1_BYTE2 (0x2173)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ4_A1[23:16]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ4 1	A 7:0 - 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ4_A2_BYTE0 (0x2175)

BIT	7 6 5 4 3 2 1									
Field	DSM_EQ_BQ4_A2[7:0]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ4	4_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ4_A2_BYTE1 (0x2176)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ4_A2[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ4 2	4_A 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ4_A2_BYTE2 (0x2177)

BIT	7		6	5	4	3	2	1	0			
Field		DSM_EQ_BQ4_A2[23:16]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ4 2	A 7:0 – 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ5_B0_BYTE0 (0x2179)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ5_B0[7:0]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD	E	BITS RES DESCRIPTION										
DSM_EQ_BQ5 0	B 7:0 - 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ5_B0_BYTE1 (0x217A)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ5_B0[15:8]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ5	5_B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ5_B0_BYTE2 (0x217B)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B0[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ5	5-B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ5_B1_BYTE0 (0x217D)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ5_B1[7:0]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ5 1	B 7:0 - 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ5_B1_BYTE1 (0x217E)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ5	5_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_B1_BYTE2 (0x217F)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B1[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ5	B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_B2_BYTE0 (0x2181)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ5	P5_B 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ5_B2_BYTE1 (0x2182)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B2[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ5 2	5-B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_B2_BYTE2 (0x2183)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_B2[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ5	5_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_A1_BYTE0 (0x2185)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ5_A1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ5	5_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ5_A1_BYTE1 (0x2186)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_A1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ5	15_A 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ5_A1_BYTE2 (0x2187)

BIT	7	,	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ5_A1[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ5 1	5 A 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_A2_BYTE0 (0x2189)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_A2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ5	5_A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ5_A2_BYTE1 (0x218A)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ5_A2[15:8]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ5_ 2	7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ5_A2_BYTE2 (0x218B)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ5_A2[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ5 2	5_A 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ6_B0_BYTE0 (0x218D)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ6_B0[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6 0	\hat{b}_{-B} 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_B0_BYTE1 (0x218E)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ6_B0[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6	δ_{-B} 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_B0_BYTE2 (0x218F)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B0[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ6	B-B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ6_B1_BYTE0 (0x2191)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ6	D6_B 7:0 - 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ6_B1_BYTE1 (0x2192)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ6_B1[15:8]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6 1	6-B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_B1_BYTE2 (0x2193)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B1[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ6	6-B 7:0 - 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ6_B2_BYTE0 (0x2195)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B2[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ6	6_B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ6_B2_BYTE1 (0x2196)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B2[15:8]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ6	¹⁶ _B 7:0 – 24-bit fixed point coefficient <4.20>									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ6_B2_BYTE2 (0x2197)

BIT	7		6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_B2[23:16]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6 2	6-B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_A1_BYTE0 (0x2199)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ6_A1[7:0]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6	Q6_A 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_A1_BYTE1 (0x219A)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_A1[15:8]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ6	6_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ6_A1_BYTE2 (0x219B)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ6_A1[23:16]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ6	6-A 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ6_A2_BYTE0 (0x219D)

BIT	7		6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_A2[7:0]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6 2	6_A 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_A2_BYTE1 (0x219E)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ6_A2[15:8]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ6	Q6_A 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ6_A2_BYTE2 (0x219F)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ6_A2[23:16]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ6	6_A 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ7_B0_BYTE0 (0x21A1)

BIT	7	6	5	4	3	2	1	0	
Field	DSM_EQ_BQ7_B0[7:0]								
Reset	0xFF								
Access Type	Write Only								
BITFIELD		BITS	RES		DESCRIPTION				
DSM_EQ_BQ7	_B	7:0	_	24-bit fixe	24-bit fixed point coefficient <4.20>				
Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ7_B0_BYTE1 (0x21A2)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_B0[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ7 0	B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ7_B0_BYTE2 (0x21A3)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ7_B0[23:16]								
Reset		0xFF								
Access Type		Write Only								
BITFIELD	I	BITS RES DESCRIPTION								
DSM_EQ_BQ7	-B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ7_B1_BYTE0 (0x21A5)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ7_B1[7:0]									
Reset	0xFF									
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ7_I 1	3	7:0	_	24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ7_B1_BYTE1 (0x21A6)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_B1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ7	7_B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ7_B1_BYTE2 (0x21A7)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_B1[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ7 1	Y_B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ7_B2_BYTE0 (0x21A9)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_B2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ7	_В	7:0	_	 24-bit fixed point coefficient <4.20> 							

DSM_EQ_BQ7_B2_BYTE1 (0x21AA)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ7_B2[15:8]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ7	_B	7:0	-	24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ7_B2_BYTE2 (0x21AB)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_B2[23:16]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ7 2	7_B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ7_A1_BYTE0 (0x21AD)

BIT	7	7	6	5	4	3	2	1	0		
Field		DSM_EQ_BQ7_A1[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ7 1	'_A	•	7:0	_	– 24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ7_A1_BYTE1 (0x21AE)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_A1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	I	BITS RES DESCRIPTION									
DSM_EQ_BQ7	_A	7:0	– 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ7_A1_BYTE2 (0x21AF)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ7_A1[23:16]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ7	_A	7:0	-	24-bit fixed point coefficient <4.20>						

DSM_EQ_BQ7_A2_BYTE0 (0x21B1)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_A2[7:0]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD	BITS RES DESCRIPTION										
DSM_EQ_BQ7	_A	7:0	_	24-bit fixed point coefficient <4.20>							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ7_A2_BYTE1 (0x21B2)

BIT	7		6	5	4	3	2	1	0			
Field		DSM_EQ_BQ7_A2[15:8]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ7 2	A 7:0 – 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ7_A2_BYTE2 (0x21B3)

BIT	7	6	5	4	3	2	1	0				
Field		DSM_EQ_BQ7_A2[23:16]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ7 2	A 7:0 – 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ8_B0_BYTE0 (0x21B5)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ8_B0[7:0]									
Reset		0xFF								
Access Type	Write Only									
BITFIELD	BITS RES DESCRIPTION									
DSM_EQ_BQ8	B-B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ8_B0_BYTE1 (0x21B6)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ8_B0[15:8]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8	B-B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ8_B0_BYTE2 (0x21B7)

BIT	7		6	5	4	3	2	1	0			
Field		DSM_EQ_BQ8_B0[23:16]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ8 0	B 7:0 - 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ8_B1_BYTE0 (0x21B9)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ8_B1[7:0]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD	I	BITS RES DESCRIPTION								
DSM_EQ_BQ8	^B _B 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ8_B1_BYTE1 (0x21BA)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_EQ_BQ8_B1[15:8]									
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8	B 7:0 - 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ8_B1_BYTE2 (0x21BB)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ8_B1[23:16]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8	B-B 7:0 – 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ8_B2_BYTE0 (0x21BD)

BIT	7		6	5	4	3	2	1	0			
Field		DSM_EQ_BQ8_B2[7:0]										
Reset		0xFF										
Access Type		Write Only										
BITFIELD		BITS RES DESCRIPTION										
DSM_EQ_BQ8 2	B 7:0 - 24-bit fixed point coefficient <4.20>											

DSM_EQ_BQ8_B2_BYTE1 (0x21BE)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ8_B2[15:8]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8 2	B_B 7:0 – 24-bit fixed point coefficient <4.20>										

DSM_EQ_BQ8_B2_BYTE2 (0x21BF)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_EQ_BQ8_B2[23:16]									
Reset		0xFF								
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ8	B ^{-B} 7:0 – 24-bit fixed point coefficient <4.20>									

DSM_EQ_BQ8_A1_BYTE0 (0x21C1)

BIT	7	6	5	4	3	2	1	0			
Field	DSM_EQ_BQ8_A1[7:0]										
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8 1	8_A 7:0 - 24-bit fixed point coefficient <4.20>										

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ8_A1_BYTE1 (0x21C2)

BIT	7		6	5	4	3	2	1	0	
Field					DSM_EQ_B	Q8_A1[15:8]				
Reset					0x	FF				
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ8 1	A	7	7:0	_	24-bit fixe	ed point coeffici	ient <4.20>			

DSM_EQ_BQ8_A1_BYTE2 (0x21C3)

BIT	7	6	5	4	3	2	1	0		
Field				DSM_EQ_BO	Q8_A1[23:16]					
Reset				0x	FF					
Access Type		Write Only								
BITFIELD		BITS	RES			DESCRIPTIO	ON			
DSM_EQ_BQ8 1	_A	7:0	_	24-bit fixe	ed point coeffici	ent <4.20>				

DSM_EQ_BQ8_A2_BYTE0 (0x21C5)

BIT	7	6	5	4	3	2	1	0	
Field				DSM_EQ_E	3Q8_A2[7:0]				
Reset		0xFF							
Access Type		Write Only							
BITFIELD		BITS RES DESCRIPTION							
DSM_EQ_BQ8	A 7:0 – 24-bit fixed point coefficient <4.20>								

DSM_EQ_BQ8_A2_BYTE1 (0x21C6)

BIT	7	6	5	4	3	2	1	0			
Field				DSM_EQ_B	Q8_A2[15:8]						
Reset		0xFF									
Access Type		Write Only									
BITFIELD		BITS RES DESCRIPTION									
DSM_EQ_BQ8 2	_A	7:0	_	24-bit fixe	ed point coeffici	ent <4.20>					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSM_EQ_BQ8_A2_BYTE2 (0x21C7)

BIT	7	6	5	4	3	2	1	0		
Field				DSM_EQ_BO	Q8_A2[23:16]					
Reset				0x	FF					
Access Type		Write Only								
BITFIELD		BITS RES DESCRIPTION								
DSM_EQ_BQ8 2	_A	7:0	-	24-bit fixe	ed point coeffici	ent <4.20>				

DSMIG WB DRC RELEASE TIME 1 (0x2380)

BIT	7	6	5	4	3	2	1	0	
Field		ŀ	·	DRC_R	LS[15:8]				
Reset				0:	(0				
Access Type			Write, Read						
BITFIELD	BITS	RES DESCRIPTION DECOL					DECODE		
DRC_RLS	7:0	DSME	Real coefficier Release_time Fs: audio sam Release_time:	ple rate in Hz,	-s x	0x0000: Reset 0x0001: 87400 : 0x0057: 1000r : 0x036A: 100m : 0x06D3: 50ms : 0x2210: 10ms : 0xFFFF: 1.3m)ms ns is		

DSMIG WB DRC RELEASE TIME 2 (0x2381)

BIT	7	6	5	4	3	2	1	0
Field			ł	DRC_F	RLS[7:0]	L	•	
Reset				0	x0			
Access Type				Write	Read			
BITFIELD	BITS	RES	DESCRIPTION DECODE					
DRC_RLS	7:0	DSME	Coefficient[15: Real coefficien Release_time Fs: audio samp Release_time: Decode shows sample rate.	t value = 2^6/(+ 1) ble rate in Hz, in seconds	Fs x	0x0000: Rese 0x0001: 87400 : 0x0057: 10000 : 0x036A: 100m : 0x06D3: 50ms : 0x2210: 10ms	Oms ms ns	

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				: 0xFFFF: 1.3ms

DSMIG WB DRC ATTACK TIME 1 (0x2382)

BIT	7	6	5	4	3	2	1	0
Field			•	DRC_A	TK[15:8]	•	•	
Reset				0	x0			
Access Type				Write	Read			
BITFIELD	BITS	RES	C	ESCRIPTION			DECODE	
DRC_ATK	7:0	DSME	Real coefficier Attack_time + Fs: audio sam Attack_time: ir	ple rate in Hz,	Fs x	0x0000: Rese 0x0001: 87400 0x0057: 10000 0x036A: 100m 0x06D3: 50ms 0x2210: 10ms 0xFFFF: 1.3m	Oms ns ns	

DSMIG WB DRC ATTACK TIME 2 (0x2383)

BIT	7	6	5	4	3	2	1	0	
Field			•	DRC_A	TK[7:0]		•		
Reset				0	x0				
Access Type				Write	, Read				
BITFIELD	BITS	S RES DESCRIPTION DECODE							
DRC_ATK	7:0	DSME	Coefficient[15: Real coefficier Attack_time + Fs: audio sam Attack_time: ir Decode shows sample rate.	nt value = 2^6/(1) ple rate in Hz, n seconds	Fs x	0x0000: Rese 0x0001: 87400 : 0x0057: 10000 : 0x2210: 10ms : 0xFFFF: 1.3m	Oms ms ns		

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-		DRC_COMF	P_RATIO[3:0]		
Reset	-	-	-	-		DRC_COMP_RATIO[3:0] 0x0 Write, Read DECODE 0x0: 1:1 0x1: 2:1 0x2: 3:1 0x3: 4:1 0x4: 5:1 0x5: 6:1 0x6: 7:1 0x7: 8:1 0x8: 9:1 0x9: 10:1 0x4: 11:1			
Access Type	-	-	-	-		Write	, Read		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE		
DRC_COM P_RATIO	3:0	DSME	Compression r	atio		0x1: 2:1 0x2: 3:1 0x3: 4:1 0x4: 5:1 0x5: 6:1 0x6: 7:1 0x7: 8:1 0x8: 9:1 0x9: 10:1 0xA: 11:1			

DSMIG WB DRC COMPRESSION RATIO (0x2384)

DSMIG WB DRC COMPRESSION THRESHOLD (0x2385)

BIT	7	6	5	4	3	2	1	0	
Field	_	_		•	DRC_COMP	_THRESH[5:0]	•		
Reset	_	_			C)x0			
Access Type	-	-		Write, Read DESCRIPTION DECODE Ox0: Reserved					
BITFIELD	BITS	RES		DESCRIPTION DECODE					
DRC_COM P_THRESH	5:0	DSME	Compression	threshold (1dB s	step)	0x0: Reserved 0x1: 0dB 0x2: -1dB 0x3: -2dB 0x4: -3dB : 0x31: -48dB 0x32: -49dB 0x33: -50dB 0x34 to 0x3F:			

DSMIG WB DRC MAKEUPGAIN (0x2386)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	DRC_MAKEUPGAIN[3:0]			
Reset	-	-	-	-	0x0			
Access Type	-	-	-	-	Write, Read			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DRC_MAK EUPGAIN	3:0	DSME	Make-up gain (1dB step)	0x0: 0dB 0x1: 1dB 0x2: 2dB 0x3: 3dB 0x4: 4dB 0x5: 5dB 0x6: 6dB 0x7: 7dB 0x8: 8dB 0x9: 9dB 0xA: 10dB 0x8: 11dB 0xC: 12dB 0xD: 13dB 0xE: 14dB 0xF: 15dB

DSMIG WB DRC NOISE GATE THRESHOLD (0x2387)

BIT	7	6	5	4	3	2	1	0
Field	_	-	-		DR	C_NG_THRESH	I[4:0]	
Reset	_	-	-			0x0		
Access Type	-	-	-	Write, Read				
BITFIELD	BITS	RES	C	DESCRIPTION DECODE				
DRC_NG_T HRESH	4:0	DSME	Noise gate thr -90dB)	eshold (3dB ste	ps, min	0x0: -29dB 0x1: -32dB 0x2: -35dB 0x3: -38dB 0x4: -41dB 0x13: -86dB 0x14: -89dB 0x1D: -89dB 0x1E: -89dB 0x1F: -89dB		

DSMIG WBDRC HPF ENABLE (0x2388)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	-	-	-	DRC_HPF_ EN	
Reset	-	-	-	-	-	-	-	0x0	
Access Type	-	-	-	_	_	-	-	Write, Read	
BITFIELD	BITS	RES	D	ESCRIPTION		DECODE			
DRC_HPF_ EN	0	DSME	If enabled, the WBDRC compresses the audio based on the evaluation of the highpass filtered data, otherwise it is based on the raw input data (unfiltered).			0: Disable 1: Enable			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

DSMIG PPR THRESHOLD (0x238B)

BIT	7	6	5	5 4 3 2 1 0							
Field	-	-		PPR_THRESH[5:0]							
Reset	_	_		0x0							
Access Type	-	-		Write, Read							
BITFIELD	BITS	RES	C	DESCRIPTION DECODE							
PPR_THRE SH	5:0	DSME	PPR Threshold	d (1dB step, mi	n -60dB)	0x0: -20dB 0x1: -21dB 0x2: -22dB 0x3: -23dB 0x4: -24dB 0x28: -60dB 0x3F: -60dB					

DSM TPROT THRESHOLD BYTE 0 (0x238E)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_TEMP_THRESH[7:0]								
Reset	0x0									
Access Type	Write, Read									

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_TPR OT_TEMP_ THRESH	7:0	DSME	Speaker coil temperature threshold. Above this threshold, the gain is reduced by the algorithm. 16-bit fixed point format <4,12>. Temperature threshold fixed point real = (temperature threshold °C)/100 Max temp 799.98°C, min temp -800°C, resolution 0.0244°C.	0x0000: 0°C 0x0001: 0.0244°C 0x0400: 25.0°C 0x0CCD: 80.0°C 0x1000: 100.0°C 0x1333: 120.0°C 0x7FFF: 799.9°C 0x8000: -800.0°C 0xFFFE: -0.0488°C 0xFFFF: -0.0244°C

DSM TPROT THRESHOLD BYTE 1 (0x238F)

BIT	7	6	5	4	3	2	1	0		
Field	DSM_TPROT_TEMP_THRESH[15:8]									
Reset	0x0									
Access Type	Write, Read									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

0x8000: -800.0°C

0xFFFE: -0.0488°C 0xFFFF: -0.0244°C

...: ...

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_TPR OT_TEMP_ THRESH	7:0	DSME	Speaker coil temperature threshold. Above this threshold, the gain is reduced by the algorithm. 16-bit fixed point format <4,12>. Temperature threshold fixed point real = (temperature threshold °C)/100 Max temp 799.98°C, min temp -800°C, resolution 0.0244°C.	0x0000: 0°C 0x0001: 0.0244°C 0x0400: 25.0°C 0x0CCD: 80.0°C 0x1000: 100.0°C 0x1333: 120.0°C 0x7FFF: 799.9°C 0x8000: -800.0°C 0xFFFE: -0.0488°C 0xFFFF: -0.0244°C

DSM TPROT ROOM TEMPERATURE BYTE0 (0x2390)

BIT	7	6	5	4	3	2	1	0		
Field			D	SM_TPROT_R	OOM_TEM	P[7:0]				
Reset				0)	k 0					
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
DSM_TPR OT_ROOM _TEMP	7:0	DSME	Temperature c temperature fo algorithm. 16-bit fixed poi Room tempera (room tempera Max temp 799. resolution 0.02	r the thermal pr nt format <4,12 iture fixed point iture °C)/100 .98°C, min tem	rotection 2>. : real =	0x0000: 0°C 0x0001: 0.02 0x0400: 25.0 0x0CCD: 80. 0x1000: 100 0x1333: 120 0x7FFF: 799	244°C 9°C 0°C .0°C .0°C			

DSM TPROT ROOM TEMPERATURE BYTE 1 (0x2391)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_ROOM_TEMP[15:8]								
Reset	0x0									
Access Type	Write, Read									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_TPR OT_ROOM _TEMP	7:0	DSME	Temperature corresponding to room temperature for the thermal protection algorithm. 16-bit fixed point format <4,12>. Room temperature fixed point real = (room temperature °C)/100 Max temp 799.98°C, min temp -800°C, resolution 0.0244°C.	0x0000: 0°C 0x0001: 0.0244°C 0x0400: 25.0°C 0x0CCD: 80.0°C 0x1000: 100.0°C 0x1333: 120.0°C 0x7FFF: 799.9°C 0x8000: -800.0°C 0xFFFE: -0.0488°C 0xFFFF: -0.0244°C

DSM TPROT RECIP RDC ROOM BYTE0 (0x2392)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_RECIP_RDC_ROOM[7:0]								
Reset				0:	k0					
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
DSM_TPR OT_RECIP _RDC_RO OM	7:0	DSME	Reciprocal of F temperature. Register = 1/(F (fullscale voltag 3A) Fixed point <4, Max value = 2. Min value = 26 Resolution = 20	Rdc(Ω) x 3/11) ge 11V, fullscal 20> 1818S (siemer 0nS (siemens)	e current	0x000000: Res 0x000001: 260 0x075555: 0.12 0x09C71C: 0.1 0x0EAAAB: 0.2 0x7FFFFF: 2.1 0x800000: Res 0xFFFFF: Re	inS 25S 67S 250S 8S served			

DSM TPROT RECIP RDC ROOM BYTE1 (0x2393)

BIT	7	6	5	4	3	2	1	0
Field			DSM_	TPROT_RECI	P_RDC_ROOI	M[15:8]		
Reset				0:	k0			
Access Type		Write, Read						
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
DSM_TPR OT_RECIP _RDC_RO	7:0	DSME	Reciprocal of Rdc (admittance) at room temperature. Register = $1/(Rdc(\Omega) \times 3/11)$ 0x000000: Reserved 0x000001: 260nS					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				: 0x0755555: 0.125S :
ОМ			(fullscale voltage 11V, fullscale current 3A) Fixed point <4,20> Max value = 2.1818S (siemens) Min value = 260nS (siemens) Resolution = 260nS	0x09C71C: 0.167S 0x0EAAAB: 0.250S 0x7FFFFF: 2.18S 0x800000: Reserved 0xFFFFFF: Reserved

DSM TPROT RECIP RDC ROOM BYTE2 (0x2394)

BIT	7	6	5	4	3	2	1	0			
Field		DSM_TPROT_RECIP_RDC_ROOM[23:16]									
Reset		0x0									
Access Type		Write, Read									
BITFIELD	BITS RES DESCRIPTION DECODE										
DSM_TPR OT_RECIP _RDC_RO OM	7:0	DSME	Reciprocal of F temperature. Register = 1/(F (fullscale volta 3A) Fixed point <4 Max value = 2.6 Min value = 26 Resolution = 2	Rdc(Ω) x 3/11) ge 11V, fullsca ,20> ,1818S (siemens) 60nS (siemens)	e current	0x000000: Re 0x000001: 260 0x075555: 0.1 0x09C71C: 0. 0x0EAAAB: 0. 0x7FFFFF: 2. 0x800000: Re 0xFFFFFF: Re	0nS 25S 167S 250S 18S served				

DSM TPROT RECIP TCONST BYTE0 (0x2395)

BIT	7	6	5	4	3	2	1	0		
Field			DSI	M_TPROT_RE	CIP_TCONST	[7:0]				
Reset				0:	k0					
Access Type		Write, Read								
BITFIELD	BITS	RES	DESCRIPTION DECODE							
DSM_TPR OT_RECIP _TCONST	7:0	DSME	Reciprocal of c constant. Register = 1/(1 Fixed point <4, Max value = 7. Min value = -8. Resolution = 99	00 x copper co 20> 99999999 0	nstant)	0x000000: 0 0x000001: 954 0x28B664: 2.5 0x09C71C: 0.4 	44			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				0x0EAAAB: 0.250S : 0x7FFFFF: 2.18S 0x800000; Reserved
				0xFFFFFF: Reserved

DSM TPROT RECIP TCONST BYTE1 (0x2396)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_RECIP_TCONST[15:8]								
Reset		0x0								
Access Type			Write, Read							
BITFIELD	BITS	RES	DESCRIPTION DECODE							
DSM_TPR OT_RECIP _TCONST	7:0	DSME	Reciprocal of c constant. Register = 1/(1 Fixed point <4, Max value = 7. Min value = -8. Resolution = 9	00 x copper co 20> 99999999 0		0x000000: 0 0x000001: 954 : 0x28B664: 2.5 : 0x7FFFFF: 8.0 0x800000: Res : 0xFFFFFF: Re	44 900 served			

DSM TPROT RECIP TCONST BYTE2 (0x2397)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_RECIP_TCONST[23:16]								
Reset				0:	k 0					
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
DSM_TPR OT_RECIP _TCONST	7:0	DSME	Reciprocal of c constant. Register = 1/(1 Fixed point <4, Max value = 7. Min value = -8. Resolution = 9	00 x copper co 20> 99999999 0		0x000000: 0 0x000001: 95 0x28B664: 2.5 0x7FFFFF: 8. 0x800000: Re 0xFFFFFF: Re	544 000 served			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	_	_	DSM_TPROT_ATTN_SKI DSM_TPROT_M/ P[1:0] DSM_TPROT_M/		
Reset	-	-	-	-	0	x2	0>	k0
Access Type	-	_	_	-	Write	, Read	Write,	Read
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
DSM_TPR OT_ATTN_ SKIP	3:2	DSME	Sets the number of attenuation calculations skipped at the start thermal protection to allow for se		artup of	0x0: Skip no ga 0x1: Skip first 2 0x2: Skip first 4 0x3: Skip first 8	2 gain calculation 4 gain calculation	ons ons
DSM_TPR OT_MAX_A TTN	1:0	DSME	Maximum atter provided by the algorithm					

DSM TPROT ATTENUATION SETTINGS (0x2398)

DSM TPROT PG TEMP THRESH BYTE0 (0x239A)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_TPROT_PG_TEMP_THRESH[7:0]								
Reset				0:	(0					
Access Type		Write, Read								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
DSM_TPR OT_PG_TE MP_THRES H	7:0	DSME	Speaker coil po threshold. Abc system is not a gating, if enabl 16-bit fixed poi Temperature P real = (tempera Max temp 799. resolution 0.02	ove this thresho illowed to enter ed. nt format <4,12 G threshold fix ature PG thresh 98°C, min tem	ld, the power >. ed point iold °C)/100	0x0000: 0°C 0x0001: 0.024 0x0400: 25.0°0 0x0CCD: 80.0 0x1000: 100.0 0x1333: 120.0 0x7FFF: 799.9 0x8000: -800.0 0xFFFE: -0.04 0xFFFF: -0.02	C °C °C °C °C 88°C			

DSM TPROT PG TEMP THRESH BYTE1 (0x239B)

BIT	7	6	5	4	3	2	1	0	
Field		DSM_TPROT_PG_TEMP_THRESH[15:8]							
Reset		0x0							
Access Type				Write,	Read				

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_TPR OT_PG_TE MP_THRES H	7:0	DSME	Speaker coil power gating temperature threshold. Above this threshold, the system is not allowed to enter power gating, if enabled. 16-bit fixed point format <4,12>. Temperature PG threshold fixed point real = (temperature PG threshold °C)/100 Max temp 799.98°C, min temp -800°C, resolution 0.0244°C.	0x0000: 0°C 0x0001: 0.0244°C 0x0400: 25.0°C 0x0CCD: 80.0°C 0x1000: 100.0°C 0x1333: 120.0°C 0x7FFF: 799.9°C 0x8000: -800.0°C 0xFFFE: -0.0488°C 0xFFFF: -0.0244°C

THERMAL RESISTANCE RD BACK BYTE1 (0x239C)

BIT	7	6	5	4	3	2	1	0
Field	_	-		TH	IERMAL_RD	C_RD_BACK[13	3:8]	
Reset	_	-		0x0				
Access Type	-	-	Read Only					
BITFIELD	BITS	RES	D	DESCRIPTION DECODE				
THERMAL_ RDC_RD_B ACK	5:0	_	Rdc value to re Rdc (Ω) = Rdc (Fullscale volta 3A) 14-bit fixed poi Max value = 1 Min value = 14 Resolution = 1	age 11V, fullsca int <6,8> 17.32Ω 3mΩ		0x0000: 0Ω 0x0001: 0.003 0x0017: 4.00Ω 0x01A3: 6.00Ω 0x022F: 8.01Ω 0x1FFF: 32.00 0x2000: Reset 0x3FFF: Reset	Ω Ω Ω ved	

THERMAL RESISTANCE RD BACK BYTE0 (0x239D)

BIT	7	6	5	4	3	2	1	0		
Field		THERMAL_RDC_RD_BACK[7:0]								
Reset				0)	(0					
Access Type		Read Only								
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
THERMAL_ RDC_RD_B ACK	7:0	_	Rdc value to read for calibration. $0x0000: 0\Omega$ Rdc (Ω) = Rdc (code) x 11/3 $0x0001: 0.0039\Omega$ (Fullscale voltage 11V, fullscale current) $0x0001: 0.0039\Omega$							

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				: 0x0017: 4.00Ω
			3A)	0x01A3: 6.00Ω
			14-bit fixed point <6,8> Max value = 117.32Ω	0x022F: 8.01Ω
			Min value = $14.3m\Omega$ Resolution = $14.3m\Omega$	0x1FFF: 32.00Ω 0x2000: Reserved
				: 0x3FFF: Reserved

DSMIG EXCURSION PROTECTION RELEASE TIME BYTE 0 (0x23A4)

BIT	7	6	5	4	3	2	1	0		
Field				EXCURSION_I	PROT_RLS[7	:0]				
Reset		0x0								
Access Type		Write, Read								
BITFIELD	BITS	RES	C		DECODE					
EXCURSIO N_PROT_R LS	7:0	DSME	Real coefficier Release_time Fs: audio sam Release_time state value): in	ple rate in Hz, (to get to 63% (⁻ s x of steady-	0x0000: Reset 0x0001: 87400 0x0057: 1000r 0x036A: 100m 0x06D3: 50ms 0x2210: 10ms 0xFFFF: 1.3m)ms ns is			

DSMIG EXCURSION PROTECTION RELEASE TIME BYTE 1 (0x23A5)

BIT	7	6	5	4	3	2	1	0		
Field		EXCURSION_PROT_RLS[15:8]								
Reset		0x0								
Access Type			Write, Read							
BITFIELD	BITS	RES	DESCRIPTION			DECODE				
EXCURSIO N_PROT_R LS	7:0	DSME	Real coefficien Release_time Fs: audio sam Release_time state value): in	Coefficient[15:0] fixed point <0,16> Real coefficient value = 2^6/(Fs x Release_time + 1) Fs: audio sample rate in Hz, Release_time (to get to 63% of steady- state value): in seconds Decode shows examples at 48kHz sample rate.			ved oms ns s			

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				: 0x2210: 10ms : 0xFFFF: 1.3ms

DSMIG EXCURSION PROTECTION THRESHOLD (0x23A6)

BIT	7	6	5	4	3	2	1	0	
Field	-			EXCURSI	ON_PROT_T	HRESH[6:0]			
Reset	-		0x0						
Access Type	_		Write, Read						
BITFIELD	BITS	RES	DESCRIPTION DECODE						
EXCURSIO N_PROT_T HRESH	6:0	DSME	Excursion protection threshold expressed in % of full-scale (1% step).						

DSMIG EXCURSION PROTECTION DEL BUFFER (0x23A7)

BIT	7	6	5	4	3	2	1	0		
Field			EXCUF	RSION_PROT	DELAY_BUF	FER[7:0]				
Reset		0d120								
Access Type		Write, Read								
BITFIELD	BITS	RES	DESCRIPTION DECO							
EXCURSIO N_PROT_D ELAY_BUF FER	7:0	DSME	Samples of delay on the audio path (from 2 to 157 samples). 0x0: 2 samples of delay on the audio path (from 0x9A: 156 sample 0x9B: 157 sample 0x9C: Reserved 0x9C: ReserveC 0x9C: Reserve			s s nples nples ed				

DSMIG DEBUZZER THRESHOLD (0x23B5)

BIT	7	6	5	4	3	2	1	0
Field	_	_	DBZ_THRESH[5:0]					
Reset	_	-	0x0					
Access Type	-	-	Write, Read					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DBZ_THRE SH	5:0	DSME	Debuzzer threshold (1dB step, min -60dB).	0x0: -0dB 0x1: -1dB 0x2: -2dB 0x3: -3dB 0x4: -4dB : 0x3D: -60dB 0x3E: -60dB 0x3F: -60dB

DSM VOL ENA (0x23B9)

BIT	7	6	5	4	3	2	1	0
Field	DSM_\	/OL_RAMP_TI	ME[2:0]	-	_	_	DSM_VOL_ RAMP_DN_ BYP	DSM_VOL_ RAMP_UP_ BYP
Reset		0x1		-	-	-	0x0	0x0
Access Type		Write, Read		_	_	_	Write, Read	Write, Read

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_VOL_ RAMP_TIM E	7:5	DSME	Set the duration of the volume smooth ramping (S-Curve profile).	0x0: 8ms ramp-up/down time 0x1: 4ms ramp-up/down time 0x2: 2ms ramp-up/down time 0x3: 1ms ramp-up/down time 0x4: 0.5ms ramp-up/down time 0x5: 0.25ms ramp-up/down time 0x6: Reserved 0x7: Reserved
DSM_VOL_ RAMP_DN_ BYP	1	DSME	DSM ramp-down bypass	0x0: Ramp-down enabled 0x1: Ramp-down disabled
DSM_VOL_ RAMP_UP_ BYP	0	DSME	DSM ramp-up bypass	0x0: Ramp-up enabled 0x1: Ramp-up disabled

DSM_VOL_CTRL (0x23BA)

BIT	7	6	5	4	3	2	1	0				
Field		÷		DSM_VOL	_CTRL[7:0]							
Reset		0xA0										
Access Type		Write, Read										
BITFIELD	BITS	BITS RES DESCRIPTION DECODE										
DSM_VOL_ CTRL	7:0	DSME	Sets the digital volume level of the DSM. 0x00: -80.00dB Digital volume = -80dB + 0x02: -79.00dB DSMIG_VOL_CTRL/2 0x02: -78.00dB 0x04: -78.00dB 0x04: -78.00dB 0x9F: -0.50dB 0x9F: -0.50dB 0x04: -78.00dB									

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
				0xA1: 0.50dB
				0xA2: 1.00dB
				0xA3: 1.50dB
				·
				0xB4: 10.00
				0xB5: 10.50
				0xB6: 11.00
				0xB7: 11.50
				0xB8: 12.00
				0xB9 to 0xFF: Reserved

DSMIG ENABLES (0x23E0)

BIT	7	6	5	4	3	2	1	0		
BII	1	6	5	4	-	2	1	U		
Field	STEREO_B ASS_EN	WBDRC_E N	EQ8_EN	BASS_EXT _EN	EXCURSIO N_PROT_E N	PPR_EN	DEBUZZER _EN	THERMAL_ PROT_EN		
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0		
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE			
STEREO_B ASS_EN	7	EN	Enables Stered that when DSP = 1, STEREO_ to 1.	_GLOBAL_EN	= 0 and EN	N 0: Disable				
WBDRC_E N	6	DSME	Enables Dynamic Range Compression			0: Disable 1: Enable				
EQ8_EN	5	DSME	Enables the Ec	qualizer		0: Disable 1: Enable				
BASS_EXT _EN	4	DSME	Enables Low F	requency Exte	nsion	0: Disable 1: Enable				
EXCURSIO N_PROT_E N	3	DSME	Enables Excur	sion Protection		0: Disable 1: Enable				
PPR_EN	2	DSME	Enables PPR			0: Disable 1: Enable				
DEBUZZER _EN	1	DSME	Enables the Debuzzer			0: Disable 1: Enable				
THERMAL_ PROT_EN	0	DSME	Enables Therm	nal Protection		0: Disable 1: Enable				

DSP GLOBAL ENABLE (0x23E1)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	-	DSP_GLOB AL_EN
Reset	-	-	_	-	_	-	-	0b0
Access Type	-	_	-	-	_	-	-	Write, Read

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSP_GLOB AL_EN	0	EN	Global enable for DSP functions including stereo bass management, dynamic range compression, EQ, low frequency extension, excursion protection, PPR, debuzzer, and thermal protection.	0: Disable 1: Enable

DSM_THERMAL_GAIN (0x23F0)

BIT	7	6	5	4	3	2	1	0						
Field		DSM_THERMAL_GAIN[7:0]												
Reset				0x	00									
Access Type		Read Only												
BITFIELD	BITS	BITS RES DESCRIPTION DECODE												
DSM_THER MAL_GAIN	7:0	_	Internal gain va <2,6>	alue for therma	I protection.	00000000: Re 00000001: -36 00000010: -30 0000010: -26 00000100: -24 11111100: 11. 11111101: 11. 11111110: 11. 11111111: 12.	5.12dB 5.10dB 5.58dB 9.08dB 90dB 94dB 97dB							

DSM_PPR_GAIN (0x23F1)

BIT	7	6	5	4	3	2	1	0				
Field				DSM_PPR	_GAIN[7:0]							
Reset				0x	00							
Access Type		Read Only										
BITFIELD	BITS	BITS RES DESCRIPTION DECODE										
DSM_PPR_ GAIN	7:0	_	Internal gain v	alue for PPR. <	2,6>	00000000: Re 00000001: -30 00000010: -30 00000010: -20 00000100: -20 : 11111100: 11 11111101: 11 11111110: 11 11111111: 12	6.12dB 0.10dB 6.58dB 4.08dB .90dB .94dB .97dB					

DSM_DBZ_GAIN (0x23F2)

BIT	7	6	5	4	3	2	1	0		
Field		DSM_DBZ_GAIN[7:0]								
Reset		0x00								
Access Type				Read	Only					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE
DSM_DBZ_ GAIN	7:0	_	Internal gain value for debuzzer. <2,6>	00000000: Reserved 00000001: -36.12dB 00000010: -30.10dB 00000010: -26.58dB 00000100: -24.08dB : 11111100: 11.90dB 111111101: 11.94dB 111111101: 11.97dB 111111111: 12.01dB

DSM_WBDRC_GAIN (0x23F3)

BIT	7	6	5	4	3	2	1	0				
Field			•	DSM_WBDF	RC_GAIN[7:0)]						
Reset				0:	(00							
Access Type		Read Only										
BITFIELD	BITS	BITS RES DESCRIPTION DECODE										
DSM_WBD RC_GAIN	7:0	_	Internal gain v	alue for WBDR	.C. <4,4>	00000000: R 00000001: -2 00000010: -1 00000010: -1 : 11111100: 23 11111101: 23 11111101: 24 11111110: 24	4.08dB 8.06dB 4.54dB 2.04dB 3.95dB 3.98dB 4.01dB					

GLOBAL ENABLE (0x23FF)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	_	-	_	EN
Reset	-	_	-	-	_	-	_	0b0
Access Type	_	-	-	-	_	-	_	Write, Read, Ext
BITFIELD	BITS	RES	D	ESCRIPTION			DECODE	
EN	0	-	Disable or enable all blocks and reset all logic except the I ² C interface and control registers.					

REV ID (0x24FF)

BIT	7	6	5	4	3	2	1	0		
Field		REV_ID[7:0]								
Reset		0b01000001								
Access Type				Read	Only					

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

BITFIELD	BITS	RES	DESCRIPTION	DECODE	
REV_ID	7:0	-	Revision ID.	[7:0]: Read back the revision ID of the device.	

Applications Information

Boost Converter Component Selection

Battery Input Capacitor Selection

The decoupling capacitors at the VBAT pin reduce the current peaks drawn from the battery or input power source and reduce switching noise due to the boost converter. The impedance of the input capacitors at the boost switching frequency should be kept as low as possible to reduce ripple on the VBAT supply. Ceramic capacitors are highly recommended due to their small size and low ESR. Ceramic capacitors with X5R or X7R temperature characteristics generally perform well.

The decoupling capacitors at the boost inductor input reduce the current peaks drawn from the battery or input power source and ensure that the boost remains stable under all loading conditions. The impedance of the input capacitors at the boost switching frequency should be kept as low as possible to reduce ripple on the VBAT supply. Ceramic capacitors are highly recommended due to their small size and low ESR. Ceramic capacitors with X5R or X7R temperature characteristics generally perform well.

Bypass the battery supply with $2x10\mu$ F + $1x0.1\mu$ F capacitors at the VBAT pin. Place the capacitors as close to the IC as possible as seen in the Typical Application Circuit. Use components that retain greater than 30% of their nominal value at 4.3VDC.

Boost Inductor Selection (L1)

The recommended minimum inductance for the boost inductor is 1.0μ H. Use a boost inductor with a peak saturation current rating above the set limit to maximize the available output power. Nominal inductance decreases as the inductor current increases.

If the decrease from nominal inductance is severe, the boost converter can become unstable or shut down at lower output power levels than expected. Ensure the minimum inductance at the peak inductor current is 0.7µH.

Power Amplifier Supply Bypass Capacitors (CPVDD)

Capacitors at the PVDD pin (power amplifier supply and boost converter output) are required to keep the output voltage ripple small and to ensure the stability of the boost. These capacitors must have low impedance at the switching frequency. Ceramic capacitors are highly recommended due to their small size and low ESR. Ceramic capacitors with X5R or X7R temperature characteristics generally perform well.

Bypass PVDD with $2x10\mu$ F + $1x0.1\mu$ F capacitors. Capacitor tolerance, temperature, and DC voltage can reduce the effective capacitance of the network. Select components that result in a total effective capacitance of at least 4μ F.

Boost Converter Settings

The following boost converter settings were used to gather data for the Typical Operating Characteristics:

- Boost envelope tracker voltage output headroom = 1.75V (ENV TRACKER BST VOUT HEADROOM = 01110b)
- Boost envelope tracker hold rate = 10ms/V (ENV_TRACKER_HOLD_RATE = 000b)
- Boost envelope tracker release rate = 10ms/V (ENV_TRACKER_RLS_RATE = 000b and ENV_TRACKER_RLS_RATE_SCALE = 00b)
- Boost envelope tracker and boost bypass delay = 0 samples (ENV_BYP_DELAY = 000000b)
- Boost bypass headroom = 0.75V (BST_BYP_HEADROOM = 0110b)

Startup Sequence

- 1. Apply the nominal voltage to the VBAT and DVDD pins. Hold RESET low until DVDD is within its operation range.
- 2. Apply logic-high to the $\overline{\text{RESET}}$ pin and wait at least 500µs for I²C communication to become available.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

- 3. Program the IC to the desired mode of operation.
 - Enable the measurement ADC and program thermal thresholds
 - Program the PCM interface inputs and outputs
 - Program the boost converter
 - Program the speaker output amplifier
 - Program the I/V ADCs
 - Program the BDE
 - Set global enable high

Note: Be mindful of the restricted bits when programming the IC. Consult the <u>Control Bit Types and</u> <u>Write-Access Restrictions</u> section for more details.

- 4. Digital audio data can be applied to the IC before or after the global enable is set high.
- 5. After enabling the IC, look for a "Power-Up Done" state bit in the register 0x0005.
- 6. If a "Power-Up Fail" state is readback in register 0x0006, then double check that the ICs temperature ADC is enabled and that the thermal-warning and thermal-shutdown threshold are programmed correctly.
- 7. When applying an audio signal to an active IC, the signal should be ramped.
- 8. For a quicker turn-on time, configure and enable all blocks except the speaker, then enable the speaker 3ms in advance of when audio is desired.

Shutdown Sequence

- 1. Set global enable (EN) low.
- 2. Remove digital audio clocks.
- 3. Apply logic-low signal to RESET pin.
- 4. Remove power from VBAT and DVDD pins.

Recommended External Components

<u>Table 23</u> shows the recommended external components. See <u>Boost Converter Component Selection</u> and <u>Typical</u> <u>Application Circuits</u> for more details.

REFERENCE DESIGNATOR	DESCRIPTION
C _{DVDD}	0.1µF ±10%, 6.3V X5R ceramic capacitor (0201)
C _{VREFC}	1µF ±20%, 6.3V X5R ceramic capacitor (0201)
R _{VREFC}	30Ω ±1%, 0.05W resistor (0201)
C _{VBAT1}	0.1µF ±10%, 10V X5R ceramic capacitor (0201)
C _{VBAT2} , C _{VBAT3}	10µF ±20%, 10V X5R ceramic capacitor (0402)
C _{PVDD1}	0.1µF ±20%, 16V X5R ceramic capacitor (0201)
C _{PVDD2} , C _{PVDD3}	10µF ±20%, 25V X5R ceramic capacitor (0603)
L ₁	1.0μH, 4.7A inductor (3.2mm x 2.5mm x 1.2mm)

Table 23. Component List

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Typical Application Circuit

MAX98390



Ordering Information

PART NUMBER	PIN-PACKAGE	
MAX98390EWX+T	36 WLP	

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Boosted Class-D Amplifier with Integrated Dynamic Speaker Management

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/19	Initial release	—
1	5/19	Added write-access restrictions to the Register Details tables	92–205

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX98390EWX+ MAX98390EWX+T



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.