September 1999

National Semiconductor

ADC08831/ADC08832 8-Bit Serial I/O CMOS A/D Converters with Multiplexer and Sample/Hold Function

General Description

The ADC08831/ADC08832 are 8-bit successive approximation Analog to Digital converters with 3-wire serial interfaces and a configurable input multiplexer for 2 channels. The serial I/O will interface to COPS[™] family of micro-controllers, PLD's, microprocessors, DSP's, or shift registers. The serial I/O is configured to comply with the NSC MICROWIRE[™] serial data exchange standard.

To minimize total power consumption, the ADC08831/ADC08832 automatically go into low power mode whenever they are not performing conversions.

A track/hold function allows the analog voltage at the positive input to vary during the actual A/D conversion.

The analog inputs can be configured to operate in various combinations of single-ended, differential, or pseudo-differential modes. The voltage reference input can be adjusted to allow encoding of small analog voltage spans to the full 8-bits of resolution.

Applications

- Digitizing sensors and waveforms
- Process control monitoring

- Remote sensing in noisy environments
- Instrumentation
- Embedded Systems

Features

- 3-wire serial digital data link requires few I/O pins
- Analog input track/hold function
- 2-channel input multiplexer option with address logic
- Analog input voltage range from GND to V_{CC}
- No zero or full scale adjustment required
- TTL/CMOS input/output compatible
- Superior pin compatible replacement for ADC0831/2

Key Specifications

Resolution: 8 bits

- Conversion time (f_C = 2 MHz): 4µs (max)
- Power dissipation: 8.5mW (typ)
- Low power mode: 3.0mW (typ)
- Single supply: 5V_{DC}
- Total unadjusted error: ±1LSB
- No missing codes over temperature



© 1999 National Semiconductor Corporation DS100108



Absolute Maximum Ratings (Notes 1, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.5V
Voltage at Inputs and Outputs	–0.3V to V _{CC} + 0.3V
Input Current at Any Pin (Note 4)	±5 mA
Package Input Current (Note 4)	±20 mA
ESD Susceptibility (Note 6)	
Human Body Model	2000V
Machine Model	200V
Junction Temperature (Note 5)	150°C
Storage Temperature Range	–65° C to 150°C

Mounting Temperature	
Lead Temp. (soldering, 10 sec)	260°C
Infrared (10 sec)	215°C

Operating Ratings(Notes 2, 3)

Temperature Range	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Supply Voltage	4.5 V to 6.0 V
Thermal Resistance (θ_{jA})	
SO Package, 8-pin Surface Mount	190°C/W
MSOP, 8-pin Surface Mount	235°C/W
SO Package, 14-pin Surface Mount	145°C/W
N Package, 8-pin	122°C/W
Clock Frequency	10kHz≤f _{CLK} ≤2MHz

Electrical Characteristics

The following specifications apply for $V_{CC} = V_{REF} = +5V_{DC}$, and $f_{CLK} = 2$ MHz unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
CONVERT	ER AND MULTIPLEXER CHARACT	ERISTICS			
TUE	Total Unadjusted Error	(Note 10)	±0.3	±1	LSB (max)
	Offset Error		±0.2		LSB
DNL	Differential NonLinearity		±0.2		LSB
INL	Integral NonLinearity		±0.2		LSB
FS	Full Scale Error		±0.3		LSB
R _{REF}	Reference Input Resistance	(Note 11)	3.5	2.8 5.9	kΩ (min) kΩ (max)
V _{IN}	Analog Input Voltage	(Note 12)		(V _{cc} + 0.05) (GND – 0.05)	V (max) V (min)
	DC Common-Mode Error			±1/4	LSB (max)
	Power Supply Sensitivity	$V_{CC} = 5V \pm 10\%,$ $V_{CC} = 5V \pm 5\%$		± 1/4 ± 1/4	LSB (max) LSB (max)
	On Channel Leakage Current (Note 13)	On Channel = 5V, Off Channel = 0V		0.2 1	μA (max)
		On Channel = 0V Off Channel = 5V		-0.2 -1	μA (min)
	Off Channel Leakage Current (Note 13)	On Channel = 5V, Off Channel = 0V		-0.2 -1	μA (min)
		On Channel = 0V, Off Channel = 5V		0.2 1	μA (max)
DC CHAR	ACTERISTICS			-	
V _{IN(1)}	Logical "1" Input Voltage			2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage			0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	0.05	+1	μA (max)
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	0.05	-1	µA (max)
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V:$ $I_{OUT} = -360 \ \mu A$ $I_{OUT} = -10 \ \mu A$		2.4	V (min) V (min)
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$ $I_{OUT} = 1.6 \text{ mA}$		0.4	V (max)
I _{OUT}	TRI-STATE Output Current	$V_{OUT} = 0V$ $V_{OUT} = 5V$		-3.0 3.0	μA (max) μA (max)
ISOURCE	Output Source Current	V _{OUT} = 0V		-6.5	mA (max)
I _{SINK}	Output Sink Current	V _{OUT} = V _{CC}		8.0	mA (min)

Electrical Characteristics (Continued)

. .

The following specifications apply for $V_{CC} = V_{REF} = +5V_{DC}$, and $f_{CLK} = 2$ MHz unless otherwise specified. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25$ °C.

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
DC CHARA	CTERISTICS				
I _{cc}	Supply Current ADC08831	$\overline{\text{CS}} = V_{\text{CC}}$	0.6	1.0	mA (max)
	CLK = V _{CC}	$\overline{\text{CS}}$ = LOW	1.7	2.4	mA (max)
I _{cc}	Supply Current ADC08832	$\overline{\text{CS}} = V_{\text{CC}}$	1.3	1.8	mA (max)
	$CLK = V_{CC}$ (Note 16)	$\overline{\text{CS}}$ = LOW	2.4	3.5	mA (max)

Electrical Characteristics The following specifications apply for $V_{CC} = V_{REF} = +5 V_{DC}$, and $t_r = t_f = 20$ ns unless otherwise specified. **Boldface limits** apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

Symbol	Parameter	Conditions	Typical (Note 8)	Limits (Note 9)	Units (Limits)
f _{CLK}	Clock Frequency			2	MHz (max)
	Clock Duty Cycle (Note 14)			40 60	% (min) % (max)
T _c	Conversion Time (Not Including MUX Addressing Time)	f _{CLK} = 2MHz		8 4	1/f _{CLK} (max) µs (max)
t _{CA}	Acquisition Time			1/2	1/f _{CLK} (max)
t _{SET-UP}	CS Falling Edge or Data Input Valid to CLK Rising Edge			25	ns (min)
t _{HOLD}	Data Input Valid after CLK Rising Edge			20	ns (min)
t _{pd1} , t _{pd0}	CLK Falling Edge to Output Data Valid (Note 15)	C _L = 100 pF: Data MSB First Data LSB First		250 200	ns (max) ns (max)
t _{1H} , t _{OH}	TRI-STATE Delay from Rising Edge of CS to Data Output and SARS Hi-Z	C_{L} = 10 pF, R_{L} = 10 k Ω (see TRI-STATE Test Circuits)	50		ns
		$C_{L} = 100 \text{ pF}, R_{L} = 2 \text{ k}\Omega$		180	ns (max)
CIN	Capacitance of Analog Input (Note 17)		13		pF
C _{IN}	Capacitance of Logic Inputs		5		pF
C _{OUT}	Capacitance of Logic Outputs		5		pF

SNR Signal SNR Signal THD Total I SINAD Signal ENOB Effecti SFDR Spuric Note 1: Absolute Max Note 2: Operating Rat fications and test condi istics may degrade wh Note 2: Operating Rat fications and test condi istics may degrade wh Note 3: All voltages at Note 4: When the inpi maximum package Note 5: The maximum allowable power dissip Note 6: Human body I Note 7: See AN450 "S Note 7: See AN450 "S surface mount devices Note 8: Typicals are a Note 9: Guaranteed to Note 11: It is not testet Note 11: It is not testet Note 12: For V _{IN(-)} ≥ forward-conduct for anal level analog inputs (e.g. spec allows 50 mV forw	ngs indicate conditions for which the tions, see the Electrical Characteris en the device is not operated under e measured with respect to GND = the voltage V _{IN} at any pin exceeds the input current rating limits the number power dissipation must be derated ation at any temperature is P _D = (1 model, 100 pF capacitor dischargee urface Mounting Methods and Thei the T _J = 25°C and represent the mos National's AOQL (Average Outgois ted Error (TUE) includes offset, fur d for the ADC08832. V _{IN(+)} the digital code will be 0000000000000000000000000000000000	8) and which damage to the device may occur. he device is functional. These ratings do not gu stics. The guaranteed specifications apply only or the listed test conditions. = 0 V_{DC} , unless otherwise specified. he power supplies ($V_{IN} < (GND)$ or $V_{IN} > V_{CC}$ do at elevated temperatures and is dictated by T $T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the At d through a 1.5 kΩ resistor. The machine mod ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). JII-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to each below ground or one diode drop greater than V _A	for the test conditions list) the current at that pin s upplies with an input cur JMAX. θ_{JA} and the ambier solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou n analog input (see Fund	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	to 5 mA. The 20 ur pins. , The maximun er. into each pin. ods of soldering
Image Image Total I Total I SINAD Signal ENOB Effecti SFDR Spuric Note 1: Absolute Max Note 2: Operating Rat fications and test condi- istics may degrade with Note 3: All voltages at Note 4: When the inpi mA maximum package Note 5: Note 5: The maximum allowable power dissip Note 6: Note 7: See AN450 "S surface mount devices Note 9: Note 7: See AN450 "S Note 8: Typicals are at Note 9: Guaranteed to Note 11: It is not tested Note 12: For VIN(-) ≥ forward-conduct for analevel analog inputs (e.g. spec allows 50 mV forw	to -Noise Ratio (Note 19) Harmonic Distortion (Note 2 -to -Noise and Distortion ve Number Of Bits (Note 18 us Free Dynamic Range mum Ratings indicate limits beyon ngs indicate conditions for which th tions, see the Electrical Characteris en the device is not operated unde e measured with respect to GND = tt voltage V _{IN} at any pin exceeds th input current rating limits the numl power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharger urface Mounting Methods and Thei R T _J = 25°C and represent the mos National's AOQL (Average Outgoi ted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop t	20) 20) 8) ad which damage to the device may occur. he device is functional. These ratings do not gustics. The guaranteed specifications apply only problem at device is functional. These ratings do not gustics. The guaranteed specifications apply only problem at device is functional. These ratings do not gustics. The guaranteed specifications apply only problem at levels ber of pins that can safely exceed the power supplies (V _{IN} < (GND) or V _{IN} > V _{CC} do at elevated temperatures and is dictated by T T _{JMAX} – T _A)/θ _{JA} or the number given in the At d through a 1.5 kΩ resistor. The machine modir is Effect on Product Reliability' or Linear Data E st likely parametric norm. ing Quality Level). JII-scale, linearity, multiplexer errors. 00 0000. Two on-chip diodes are tied to each below ground or one diode drop greater than V	-59.5 48.0 7.7 62.5 arantee specific performs for the test conditions list upplies with an input cur JMAX, θJA and the ambier solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	dB dB dB bits dB uaranteed speci ance character ur pins. , The maximum ver. into each pin. ods of soldering
SINAD Signal NOB Effecti SFDR Spuric SFDR Spuric Note 1: Absolute Max Note 2: Operating Rat fications and test condi- istics may degrade wh- Note 3: All voltages at Note 4: When the inpure mA maximum package Note 5: The maximum allowable power dissip Note 6: Human body Note 7: See AN450 *S surface mount devices Note 7: See AN450 *S surface mount devices Note 9: Guaranteed to Note 10: Total Unadju Note 11: It is not tested Note 11: It is not tested Note 12: For V _{IN(-)} ≥ forward-conduct for an level analog inputs (e.g. spec allows 50 mV forw	to -Noise and Distortion we Number Of Bits (Note 18 us Free Dynamic Range mum Ratings indicate limits beyon ngs indicate conditions for which th ions, see the Electrical Characteris en the device is not operated unde e measured with respect to GND = it voltage V _{IN} at any pin exceeds th input current rating limits the numl power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharged urface Mounting Methods and Thei t T _J = 25°C and represent the mos National's AOQL (Average Outgoi sted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop t	8) and which damage to the device may occur. he device is functional. These ratings do not gu stics. The guaranteed specifications apply only or the listed test conditions. = 0 V_{DC} , unless otherwise specified. he power supplies ($V_{IN} < (GND)$ or $V_{IN} > V_{CC}$ do at elevated temperatures and is dictated by T $T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the At d through a 1.5 kΩ resistor. The machine mod ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). JII-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to each below ground or one diode drop greater than V _A	48.0 7.7 62.5 arantee specific performation for the test conditions list .) the current at that pin supplies with an input curr JMAX. 0 JA and the ambier solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Moundamenta" analog input (see Fundamenta)	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	dB Bits dB uaranteed speci nance character ur pins. , The maximum ver. into each pin. ods of soldering
NOB Effecti SFDR Spuric SFDR Spuric Note 1: Absolute Max Note 2: Operating Rat fications and test condi istics may degrade wh Note 3: All voltages at Note 3: All voltages at Note 4: When the inpi mA maximum package Note 5: The maximum allowable power dissip Note 6: Human body I Note 7: See AN450 "S Surface mount devices Note 9: Guaranteed tr Note 10: Total Unadju Note 11: It is not tester Note 12: For VIN(-) ≥ forward-conduct for ana level analog inputs (e.g. spec allows 50 mV forw	ve Number Of Bits (Note 18 us Free Dynamic Range mum Ratings indicate limits beyon ngs indicate conditions for which tt ions, see the Electrical Characteris en the device is not operated unde e measured with respect to GND = t voltage V _{IN} at any pin exceeds tt input current rating limits the num power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharged urface Mounting Methods and Thei t T _J = 25°C and represent the mos National's AOQL (Average Outgoi tset Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop t	id which damage to the device may occur. he device is functional. These ratings do not gu stics. The guaranteed specifications apply only or the listed test conditions. = 0 V _{DC} , unless otherwise specified. he power supplies (V _{IN} < (GND) or V _{IN} > V _{CC} ber of pins that can safely exceed the power s d at elevated temperatures and is dictated by T T _{JMAX} – T _A)/θ _{JA} or the number given in the At d through a 1.5 kΩ resistor. The machine moc ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). JII-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to eaci below ground or one diode drop greater than V _i	7.7 62.5 arantee specific performation for the test conditions list .) the current at that pin stupplies with an input currupplies with an input currupplies with an input currupples with an input solute Maximum Ratings bits a 200pF capacitor di ook section "Surface Moundation section "Surface Moundation section analog input (see Fundation section	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	Bits dB uaranteed speci ance character to 5 mA. The 20 ur pins. , The maximum ver. into each pin. ods of soldering
FDR Spuric Note 1: Absolute Max Note 2: Operating Rat fications and test condi istics may degrade wh Note 3: All voltages at Note 4: When the inpi MA maximum package Note 5: Note 5: The maximum allowable power dissip Note 6: Note 7: See AN450 "S surface mount devices Note 8: Note 8: Typicals are a Note 9: Guaranteed tt Note 10: Total Unadju Note 11: It is not teste Note 12: For $V_{IN(-)} \geq$ forward-conduct for anale level analog inputs (e.g. spec allows 50 mV forw forward-conduct for anale	us Free Dynamic Range mum Ratings indicate limits beyon ngs indicate conditions for which tt ions, see the Electrical Characteris an the device is not operated unde e measured with respect to GND = tt voltage V _{IN} at any pin exceeds tt input current rating limits the numi power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharged urface Mounting Methods and Thei tt T _J = 25°C and represent the mos National's AOQL (Average Outgois ted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop b	id which damage to the device may occur. he device is functional. These ratings do not gu stics. The guaranteed specifications apply only or the listed test conditions. = 0 V _{DC} , unless otherwise specified. he power supplies (V _{IN} < (GND) or V _{IN} > V _{CC} ber of pins that can safely exceed the power s d at elevated temperatures and is dictated by T T _{JMAX} – T _A)/θ _{JA} or the number given in the At d through a 1.5 kΩ resistor. The machine moc ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). JII-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to eaci below ground or one diode drop greater than V _i	62.5 arantee specific performa for the test conditions list) the current at that pin s upplies with an input curr JMAX, θ _{JA} and the ambier Solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou n analog input (see Fund	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	dB Jaranteed speci Jance character to 5 mA. The 20 ur pins. (. The maximun ver. into each pin. ods of soldering
Note 1: Absolute Maxi Note 2: Operating Rat fications and test condi- istics may degrade wh- Note 3: All voltages at Note 4: When the inpu- mA maximum package Note 5: The maximum allowable power dissip Note 6: Human body I Note 7: See AN450 "S surface mount devices Note 8: Typicals are a Note 9: Guaranteed to Note 10: Total Unadju Note 11: It is not teste Note 12: For $V_{IN(-)} \ge$ forward-conduct for ana level analog inputs (e.g spec allows 50 mV forw	mum Ratings indicate limits beyon ngs indicate conditions for which th ions, see the Electrical Characteris an the device is not operated unde e measured with respect to GND = it voltage V _{IN} at any pin exceeds th input current rating limits the numl power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharged urface Mounting Methods and Thei t T _J = 25°C and represent the mos National's AOQL (Average Outgoi sted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop t	he device is functional. These ratings do not gustics. The guaranteed specifications apply only er the listed test conditions. = 0 V _{DC} , unless otherwise specified. he power supplies (V _{IN} < (GND) or V _{IN} > V _{CC} uber of pins that can safely exceed the power of a talevated temperatures and is dictated by T T _{JMAX} – T _A)/θ _{JA} or the number given in the At d through a 1.5 kΩ resistor. The machine mod ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). all-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to eacid below ground or one diode drop greater than V _A	arantee specific performs for the test conditions list ,) the current at that pin s upplies with an input cur $_{MAX}$, θ_{DA} and the ambier solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou n analog input (see Fund	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	Laranteed speciance character to 5 mA. The 2 ur pins. . The maximur ver. into each pin. ods of solderin
Note 1: Absolute Maxi Note 2: Operating Rat fications and test condi- istics may degrade wh- Note 3: All voltages at Note 4: When the inpu- mA maximum package Note 5: The maximum allowable power dissip Note 6: Human body I Note 7: See AN450 "S surface mount devices Note 8: Typicals are a Note 9: Guaranteed to Note 10: Total Unadju Note 11: It is not teste Note 12: For $V_{IN(-)} \ge$ forward-conduct for ana level analog inputs (e.g spec allows 50 mV forw	mum Ratings indicate limits beyon ngs indicate conditions for which th ions, see the Electrical Characteris an the device is not operated unde e measured with respect to GND = it voltage V _{IN} at any pin exceeds th input current rating limits the numl power dissipation must be derated ation at any temperature is P _D = (1 nodel, 100 pF capacitor discharged urface Mounting Methods and Thei t T _J = 25°C and represent the mos National's AOQL (Average Outgoi sted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop t	he device is functional. These ratings do not gustics. The guaranteed specifications apply only er the listed test conditions. = 0 V _{DC} , unless otherwise specified. he power supplies (V _{IN} < (GND) or V _{IN} > V _{CC} uber of pins that can safely exceed the power of a talevated temperatures and is dictated by T T _{JMAX} – T _A)/θ _{JA} or the number given in the At d through a 1.5 kΩ resistor. The machine mod ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). all-scale, linearity, multiplexer errors. 200 0000. Two on-chip diodes are tied to eacid below ground or one diode drop greater than V _A	arantee specific performs for the test conditions list ,) the current at that pin s upplies with an input cur $_{MAX}$, θ_{DA} and the ambier solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou n analog input (see Fund	ted. Some perform should be limited to rent of 5 mA to fo nt temperature, T_{β} whichever is low ischarged directly unt" for other meth ctional Block Diag	to 5 mA. The 2 ur pins. , The maximur er. into each pin. ods of solderin
allowable power dissip Note 6: Human body IN to 7: See AN450 "S surface mount devices Note 8: Typicals are a Note 9: Guaranteed tt Note 10: Total Unadju Note 11: It is not tester Note 12: For $V_{IN(-)} \ge$ forward-conduct for an level analog inputs (e.g. spec allows 50 mV forv	ation at any temperature is P _D = (T nodel, 100 pF capacitor discharged urface Mounting Methods and Thei t T _J = 25°C and represent the mos National's AOQL (Average Outgois ted Error (TUE) includes offset, fur d for the ADC08832. $V_{IN(+)}$ the digital code will be 000 log input voltages one diode drop t	$T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the At d through a 1.5 k\Omega resistor. The machine mod ir Effect on Product Reliability" or Linear Data E st likely parametric norm. ing Quality Level). Jll-scale, linearity, multiplexer errors. 00 0000. Two on-chip diodes are tied to each below ground or one diode drop greater than V _A	solute Maximum Ratings e is a 200pF capacitor di ook section "Surface Mou n analog input (see Fund	s, whichever is low ischarged directly unt" for other meth ctional Block Diag	<i>r</i> er. into each pin. ods of solderin _i
Note 9: Guaranteed to Note 10: Total Unadju Note 11: It is not teste Note 12: For $V_{ N(-)} \ge$ forward-conduct for ana- level analog inputs (e.g. spec allows 50 mV forv	National's AOQL (Average Outgoi sted Error (TUE) includes offset, fu d for the ADC08832. V _{IN(+)} the digital code will be 000 log input voltages one diode drop b	ing Quality Level). Ill-scale, linearity, multiplexer errors. 00 0000. Two on-chip diodes are tied to eac below ground or one diode drop greater than V ₀			gram) which wi
Note 10: Total Unadju Note 11: It is not teste Note 12: For $V_{IN(-)} \ge$ forward-conduct for ana level analog inputs (e.g spec allows 50 mV forv	sted Error (TUE) includes offset, fu d for the ADC08832. $V_{IN(+)}$ the digital code will be 000 log input voltages one diode drop b	ull-scale, linearity, multiplexer errors. 00 0000. Two on-chip diodes are tied to each below ground or one diode drop greater than V ₀			gram) which wi
Note 11: It is not teste Note 12: For $V_{IN(-)} \ge$ forward-conduct for and level analog inputs (e.g spec allows 50 mV forw	d for the ADC08832. $V_{IN(+)}$ the digital code will be 000 log input voltages one diode drop b	00 0000. Two on-chip diodes are tied to eac below ground or one diode drop greater than V ₀			gram) which wi
Note 12: For $V_{IN(-)} \ge$ forward-conduct for analevel analog inputs (e.g spec allows 50 mV forw	$V_{IN(+)}$ the digital code will be 000 log input voltages one diode drop b	below ground or one diode drop greater than V			gram) which wi
range will therefore rec	ard bias of either diode; this mean ng this range on an unselected char	is that as long as the analog V_{IN} does not except nonel will corrupt the reading of a selected chann 4.950 V_{DC} over temperature variations, initial	ed the supply voltage by r el. Achievement of an abs	analog inputs nea more than 50 mV,	e.g., 4.5V), hig ar full-scale. The the output code
Note 13: Channel leak cases are considered: measured; two, with th	age current is measured after a sin one, with the selected channel tied a selected channel tied low and the	ngle-ended channel is selected and the clock is d high (5 V _{DC}) and the remaining off channel ti e off channels tied high, total current flow throu ne same except total current flow through the	turned off. For off channel ad low (0 V _{DC}), total curre gh the off channel is aga	ent flow through the	ne off channel i
the minimum time the	clock is high or low must be at leas	operation at all clock frequencies. In the case the st 250 ns. The maximum time the clock can be	high or low is 60 µs.		
sponse time.		arator used in the successive approximation lo			r comparator re
		, therefore, for the ADC08832 reference curren	it is included in the suppl	ly current.	
		stance to a 13pF sample and hold capacitor. from the measured signal-to-noise plus distortion	n ratio (SINAD) using the	equation ENOB	= (SINAD-1.76)
	noise ratio is the ratio of the signal	I amplitude to the background noise level. Harr	nonics of the input signal	are not included ir	n it's calculatior
		e used in the calculation of the THD. In $f_{CLK}/11$ if \overline{CS} is reset in less than one clock			











10



Functional Description

1.0 MULTIPLEXER ADDRESSING

The design of these converters utilizes a comparator structure with built-in sample-and-hold which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair indicates which line the converter expects to be the most positive. If the assigned "+" input voltage is less than the "-" input voltage the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, or differential operation. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs, differential inputs, as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differential. In addition to selecting differential mode the polarity may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is illustrated by the MUX addressing codes for the ADC08832.

The MUX address is shifted into the converter via the DI line. Because the ADC08831 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

TABLE 1. Multiplexer/Package Options

Part Number		of Analog nnels	Number of Package
	Single-Ended	Differential	Pins
ADC08831	1	1	8 or 14
ADC08832	2	1	8 or 14

MUX Addressing: ADC08832

s	ingle-Er	nded MU	X Mode	
MUX Address			Chan	nel #
Start	SGL/	ODD/	0	1
Bit	DIF	SIGN		
1	1	0	+	
1	1	1		+
Differential MUX Mode				
MUX Address Channel #				
Start	SGL/	ODD/	0	1
Bit	DIF	SIGN	0	1
1	0	0	+	-
1	0	1	_	+

Since the input configuration is under software control, it can be modified as required before each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion.

The analog input voltages for each channel can range from 50mV below ground to 50mV above $\rm V_{CC}$ (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements. It allows many functions to be included in a small package and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity, a separate timing diagram is shown for each device.

- A conversion is initiated by pulling the CS (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word, if applicable.
- 2. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 2 bits to be the MUX assignment word.
- 3. When the start bit has been shifted into the start location of the MUX register, and the input channel has been assigned, a conversion is about to begin. An interval of ½ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle to a final analog input value. The DI line is disabled at this time. It no longer accepts data.
- The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.
- 5. During the conversion the output of the SAR comparator indicates whether the analog input is greater than (high) or less than (low) a series of successive voltages generated internally from a ratioed capacitor array (first 5 bits) and a resistor ladder (last 3 bits). After each comparison the comparator's output is shipped to the DO line on the falling edge of CLK. This data is the result of the conversion being shifted out (with the MSB first) and can be read by the processor immediately.
- 6. After 8 clock periods the conversion is completed.
- 7. The stored data in the successive approximation register is loaded into an internal shift register. The data, LSB first, is automatically shifted out the DO line after the MSB first data stream. The DO line then goes low and stays low until CS is returned high. The ADC08831 is an exception in that its data is only output in MSB first format.
- The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

Functional Description (Continued)

3.0 Reducing Power Consumption

The ADC08831 operate up to a 2MHz clock frequency, or about 181 ksps. At 5V supply, it consumes about 1.7 mA or 8.5 mW when $\overline{\rm CS}$ is logic low. The ADC08831 has a low power mode to minimize total power consumption.

When the chip select is asserted with a logic high, some analog circuitry and digital logic are pulled to a static, low power condition. Also, DOUT, the output driver is taken into TRI-STATE mode.

To optimize static power consumption, special attention is needed to the digital input logic signals: CLK, \overline{CS} , DI. Each digital input has a large CMOS buffer between V_{CC} and GND. A traditional TTL level high (2.4V) will be sufficient for each input to read a logical "1". However, there could be a large V_{IH} to V_{CC} voltage difference at each input. Such a voltage difference would cause static power dissipation, even when chip select pin is high and the part is in low power mode.

Therefore, to minimize static power dissipation, it is recommended that all digital input logic levels should equal the converter's supply. Various CMOS logic is particularly well suited for this application.

The reference pin on the ADC08831 is not affected by the power-down mode. To reduce static reference current during non-conversion time, there are a couple options. First, a low voltage external reference (ie, 2.5V could be used). A shunt reference, such as the LM385-2.5, could be powered by a logic gate that is the inverse of the signal on \overline{CS} . When \overline{CS} is high, the reference is off. As a second option, an external, low on-resistance switch could be used.

The ADC08832 is similar to the ADC08831, except its reference is derived from $V_{\underline{CC}}$. The ADC08832 does enter a low-power mode when \overline{CS} is logic high, as the analog and

digital logic enter static current modes. However power dissipation from the reference ladder occurs, regardless of the signal on $\overline{\text{CS}}$

4.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input on these converters, V_{REF} , defines the voltage span of the analog input (the difference between $V_{IN(MAX)}$ and $V_{IN(MIN)}$ over which the 256 possible output codes apply. The devices can be used either in ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance which can be as low as 2.8k\Omega. This pin is the top of a resistor divider string and capacitor array used for the successive approximation conversion.

In a ratiometric system the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the V_{REF} pin can be tied to V_{CC} (done internally on the ADC08832). This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385, LM336 and LM4040 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the V_{CC} supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF}/256).



Functional Description (Continued)

5.0 THE ANALOG INPUTS

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the input be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $\frac{1}{2}$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{error}(max) = V_{PEAK}(2\pi f_{CM}) \left(\frac{0.5}{f_{CLK}}\right)$$

where f_{CM} is the frequency of the common-mode signal,

 V_{PEAK} is its peak voltage value

and f_{CLK} is the A/D clock frequency.

For a 60Hz common-mode signal to generate a 1/4 LSB error (\approx 5mV) with the converter running at 250kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input limits.

Source resistance limitation is important with regard to the DC leakage currents of the input multiplexer. Bypass capacitors should not be used if the source resistance is greater than 1kΩ. The worst-case leakage current of $\pm 1\mu$ A over temperature will create a 1mV input error with a 1kΩ source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.1 Sample and Hold

The ADC08831/2 provide a built-in sample-and-hold to acquire the input signal. The sample and hold can sample input signals in either single-ended or pseudo differential mode.

5.2 Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time. To achieve the full sampling rate, the analog input should be driven with a low impedance source (100Ω) or a high-speed op amp such as the LM6142. Higher impedance sources or slower op amps can easily be accommodated by allowing more time for the analog input to settle.

5.3 Source Resistance

The analog inputs of the ADC08831/2 look like a 13pF capacitor (C_{IN}) in series with 300 Ω resistor (Ron). C_{IN} gets switched between the selected "+" and "-" inputs during each conversion cycle. Large external source resistors will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog input to completely settle.

5.4 Board Layout Consideration, Grounding and Bypassing:

The ADC08831/2 are easy to use with some board layout consideration. They should be used with an analog ground plane and single-point grounding techniques. The GND pin should be tied directly to the ground plane.

The supply pin should be bypassed to the ground plane with a surface mount or ceramic capacitor with leads as short as possible. All analog inputs should be referenced directly to the single-point ground. Digital inputs and outputs should be shielded from and routed away from the reference and analog circuitry.

6.0 OPTIONAL ADJUSTMENTS

6.1 Zero Error

The offset of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground a zero offset can be done. The converter can be made to output 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (–) input at this $V_{\rm IN(MIN)}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN} (-) input and applying a small magnitude positive voltage to the V_{IN} (+) input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB = 9.8mV for V_{REF} = 5.000V_{DC}).

6.2 Full Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1½ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input (or V_{CC} for the ADC08832) for a digital output code which is just changing from 1111 1110 to 1111 1111.

6.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN} (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, using 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "--" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{\rm IN}$ (–) voltage applied] by forcing a voltage to the $V_{\rm IN}$ (+) input which is given by:

$$V_{IN}(+)$$
 fs adj = V_{MAX} - 1.5 $\left[\frac{(V_{MAX} - V_{MIN})}{256}\right]$

where:

 V_{MAX} = the high end of the analog input range and

 V_{MIN} = the low end (the offset zero) of the analog range. (Both are ground referenced.)

Functional Description (Continued)

The V_{REF}IN (or V_{CC}) voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX} . This completes the adjustment procedure.

7.0 DYNAMIC PERFORMANCE

Dynamic performance specifications are often useful in applications requiring waveform sampling and digitization. Typically, a memory buffer is used to capture a stream of consecutive digital outputs for post processing. Capturing a number of samples that is a power of 2 (ie, 1024, 2048, 4096) allows the Fast Fourier Transform (FFT) to be used to digitally analyze the frequency components of the signal. Depending on the application, further digital filtering, windowing, or processing can be applied.

7.1 Sampling Rate

The Sampling Rate, sometimes referred to as the Throughput Rate, is the time between repetitive samples by an Analog-to-Digital Converter. The sampling rate includes the conversion time, as well as other factors such a MUX setup time, acquisition time, and interfacing time delays. Typically, the sampling rate is specified in the number of samples taken per second, at the maximum Analog-to-Digital Converter clock frequency.

Signals with frequencies exceeding the Nyquist frequency (1/2 the sampling rate), will be aliased into frequencies below the Nyquist frequency. To prevent signal degradation, sample at twice (or more) than the input signal and/or use of a low pass (anti-aliasing) filter on the front-end. Sampling at a much higher rate than the input signal will reduce the requirements of the anti-aliasing filter.

Some applications require under-sampling the input signal. In this case, one expects the fundamental to be aliased into the frequency range below the Nyquist frequency. In order to be assured the frequency response accurately represents a harmonic of the fundamental, a band-pass filter should be used over the input range of interest.

7.2 Signal-to-Noise Ratio

Signal-to-Noise Ratio (SNR) is the ratio of RMS magnitude of the fundamental to the RMS sum of all the non-fundamental signal, excluding the harmonics, up to 1/2 of the sampling frequency (Nyquist).

7.3 Total Harmonic Distortion

Total Harmonic distortion is the ratio of the RMS sum of the amplitude of the harmonics to the fundamental input frequency.

THD = 20 log [$(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)^{1/2}/V_1$]

Where V₁ is the RMS amplitude of the fundamental and V₂,V₃, V₄, V₅, V₆ are the RMS amplitudes of the individual harmonics. In theory, all harmonics are included in THD calculations, but in practice only about the first 6 make significant contributions and require measurement.

For under-sampling applications, the input signal should be band pass filtered (BPF) to prevent out of band signals, or their harmonics, to appear in the spectral response.

The DC Linearity transfer function of an Analog-to-Digital Converter tends to influence the dominant harmonics. A parabolic Linearity curve would tend to create 2nd (and even) order harmonics, while an S-curve would tend to create 3rd (or odd) order harmonics. The magnitude of an DC linearity error correlates to the magnitude of the harmonics.

7.4 Signal-to-Noise and Distortion

Signal-to-Noise And Distortion ratio (SINAD) is the ratio of RMS magnitude of the fundamental to the RMS sum of all the non-fundamental signals, including the noise and harmonics, up to 1/2 of the sampling frequency (Nyquist), excluding DC.

SINAD is also dependent on the number of quantization levels in the A/D Converter used in the waveform sampling process. The more quantization levels, the smaller the quantization noise and theoretical noise performance. The theoretical SINAD for a N-Bit Analog-to-Digital Converter is given by:

SINAD = (6.02 N + 1.76) dB

Thus, for an 8-bit converter, the ideal SINAD = 49.92 dB

7.5 Effective Number of Bits

Effective Number Of Bits (ENOB) is another specification to quantify dynamic performance. The equation for ENOB is given by:

ENOB = [(SINAD - 1.76)] / 6.02]

The Effective Number Of Bits portrays the cumulative effect of several errors, including quantization, non-linearities, noise, and distortion.

7.6 Spurious Free Dynamic Range

Spurious Free Dynamic Range (SFDR) is the ratio of the signal amplitude to the amplitude of the highest harmonic or spurious noise component. If the amplitude is at full scale, the specification is simply the reciprocal of the peak harmonic or spurious noise.



16









20









Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.