

# **STM32F401xB STM32F401xC**

# Arm® Cortex®-M4 32-bit MCU+FPU, 105 DMIPS, 256KB Flash / 64KB RAM, 11 TIMs, 1 ADC, 11 comm. interfaces

# **Features**

- Dynamic efficiency line with BAM (batch acquisition mode)
	- 1.7 V to 3.6 V power supply
	- -40 °C to 85/105/125 °C temperature range
- Core: Arm $^{\circledR}$  32-bit Cortex $^{\circledR}$ -M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 84 MHz, memory protection unit, 105 DMIPS/ 1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- **Memories** 
	- Up to 256 Kbytes of Flash memory
	- 512 bytes of OTP memory
	- Up to 64 Kbytes of SRAM
- Clock, reset and supply management
	- 1.7 V to 3.6 V application supply and I/Os
	- POR, PDR, PVD and BOR
	- 4-to-26 MHz crystal oscillator
	- Internal 16 MHz factory-trimmed RC
	- 32 kHz oscillator for RTC with calibration
	- Internal 32 kHz RC with calibration
- Power consumption
	- Run: 128 µA/MHz (peripheral off)
	- Stop (Flash in Stop mode, fast wakeup time): 42 µA typ @ 25 °C; 65 µA max  $@25$  °C
	- Stop (Flash in Deep power down mode, slow wakeup time): down to 10 µA typ@ 25 °C; 28 µA max @25 °C
	- Standby: 2.4  $\mu$ A @25 °C / 1.7 V without RTC; 12 µA @85 °C @1.7 V
	- $-$  V<sub>BAT</sub> supply for RTC: 1 µA @25 °C
- 1×12-bit, 2.4 MSPS A/D converter: up to 16 channels
- General-purpose DMA: 16-stream DMA controllers with FIFOs and burst support
- Up to 11 timers: up to six 16-bit, two 32-bit timers up to 84 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature



**Datasheet** - **production data**

(incremental) encoder input, two watchdog timers (independent and window) and a SysTick timer

- Debug mode
	- Serial wire debug (SWD) & JTAG interfaces
	- Cortex®-M4 Embedded Trace Macrocell™
- Up to 81 I/O ports with interrupt capability
	- All IO ports 5 V tolerant
	- Up to 78 fast I/Os up to 42 MHz
- Up to 11 communication interfaces
	- Up to  $3 \times 1^2C$  interfaces (1Mbit/s, SMBus/PMBus)
	- $-$  Up to 3 USARTs (2 x 10.5 Mbit/s, 1 x 5.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)
	- Up to 4 SPIs (up to 42 Mbits/s at  $f_{\text{CPU}}$  = 84 MHz), SPI2 and SPI3 with muxed fullduplex  $I^2S$  to achieve audio class accuracy via internal audio PLL or external clock
	- SDIO interface
- Advanced connectivity
	- USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar
- <span id="page-0-0"></span>All packages are ECOPACK2

#### **Table 1. Device summary**



This is information on a product in full production.

# **Contents**













# **List of tables**









# **List of figures**









# <span id="page-8-0"></span>**1 Introduction**

This datasheet provides the description of the STM32F401xB/STM32F401xC microcontrollers, based on an Arm<sup>® (a)</sup> core<sup>®</sup>.

This document has to be read in conjunction with RM0368 reference manual, which is available from the STMicroelectronics website *www.st.com*. It includes all information concerning Flash memory programming.

For information on the Cortex®-M4 core, refer to the Cortex®-M4 programming manual (PM0214) available from *www.st.com*.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



# <span id="page-9-0"></span>**2 Description**

The STM32F401XB/STM32F401XC devices are based on the high-performance Arm® Cortex® -M4 32-bit RISC core operating at a frequency of up to 84 MHz. The Cortex®-M4 core features a Floating point unit (FPU) single precision which supports all Arm single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F401xB/STM32F401xC incorporate high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 64 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer one 12-bit ADC, a low-power RTC, six general-purpose 16-bit timers including one PWM timer for motor control, two general-purpose 32-bit timers. They also feature standard and advanced communication interfaces.

- Up to three  $1<sup>2</sup>Cs$
- Up to four SPIs
- Two full duplex  $I^2$ Ss. To achieve audio class accuracy, the  $I^2$ S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- **Three USARTs**
- SDIO interface
- USB 2.0 OTG full speed interface

The STM32F401xB/STM32F401xC operate in the - 40 to + 125 °C temperature range from a 1.7 (PDR OFF) to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F401xB/STM32F401xC microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile phone sensor hub



<span id="page-10-0"></span>

<b>Peripherals</b>			STM32F401xB		<b>STM32F401xC</b>				
Flash memory in Kbytes		128			256				
SRAM in Kbytes	System	64							
<b>Timers</b>	General- purpose	7							
	Advanced- control	1							
Communication interfaces	$SPI/I^2S$	3/2 (full duplex)		4/2 (full duplex)	3/2 (full duplex)		4/2 (full duplex)		
	$I^2C$	3							
	<b>USART</b>	3							
	<b>SDIO</b>	$\overline{\phantom{a}}$	1		$\overline{\phantom{a}}$	1			
<b>USB OTG FS</b>		1							
<b>GPIOs</b>		36	50	81	36	50	81		
12-bit ADC		1							
Number of channels		10		16	10	16			
Maximum CPU frequency		84 MHz							
Operating voltage		1.7 to 3.6 V							
Operating temperatures		Ambient temperatures: -40 to +85 °C/-40 to +105 °C/-40 to +125 °C							
		Junction temperature: -40 to + 130 °C							
Package		WLCSP49 UFQFPN48	LQFP64	UFBGA100 <b>LQFP100</b>	WLCSP49 UFQFPN48	LQFP64	UFBGA100 <b>LQFP100</b>		

**Table 2. STM32F401xB/C features and peripheral counts**



# <span id="page-11-0"></span>**2.1 Compatibility with STM32F4 Series**

The STM32F401xB/STM32F401xC are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F401xB/STM32F401xC can be used as drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

<span id="page-11-1"></span>





<span id="page-12-0"></span>

**Figure 2. Compatible board design for LQFP64 package**



<span id="page-13-0"></span>

**Figure 3. STM32F401xB/STM32F401xC block diagram** 

1. The timers connected to APB2 are clocked from TIMxCLK up to 84 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 42 MHz.



# <span id="page-14-0"></span>**3 Functional overview**

# <span id="page-14-1"></span>**3.1 Arm® Cortex®-M4 with FPU core with embedded Flash and SRAM**

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU 32-bit RISC processor features exceptional codeefficiency, delivering the high-performance expected from an Arm core in the memory size usually associated with 8- and 16-bit devices. The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F401xB/STM32F401xC devices are compatible with all Arm tools and software.

*[Figure 3](#page-13-0)* shows the general block diagram of the STM32F401xB/STM32F401xC.

*Note: Cortex*®*-M4 with FPU is binary compatible with Cortex*®*-M3.*

# <span id="page-14-2"></span>**3.2 Adaptive real-time memory accelerator (ART Accelerator™)**

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industrystandard Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 with FPU over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 105 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 256-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 84 MHz.

# <span id="page-14-3"></span>**3.3 Memory protection unit**

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



# <span id="page-15-0"></span>**3.4 Embedded Flash memory**

The devices embed up to 256 Kbytes of Flash memory available for storing programs and data.

# <span id="page-15-1"></span>**3.5 CRC (cyclic redundancy check) calculation unit**

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# <span id="page-15-2"></span>**3.6 Embedded SRAM**

All devices embed:

• Up to 64 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states

# <span id="page-15-3"></span>**3.7 Multi-AHB bus matrix**

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

<span id="page-15-4"></span>

**Figure 4. Multi-AHB matrix**



# <span id="page-16-0"></span>**3.8 DMA controller (DMA)**

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and  $1<sup>2</sup>S$
- $I^2C$
- USART
- General-purpose, basic and advanced-control timers TIMx
- SD/SDIO/MMC host interface
- ADC

# <span id="page-16-1"></span>**3.9 Nested vectored interrupt controller (NVIC)**

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

# <span id="page-16-2"></span>**3.10 External interrupt/event controller (EXTI)**

The external interrupt/event controller consists of 21 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 81 GPIOs can be connected to the 16 external interrupt lines.



DS9716 Rev 11 17/[139](#page-138-0)

# <span id="page-17-0"></span>**3.11 Clocks and startup**

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 84 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 84 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the  $1<sup>2</sup>S$  master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

# <span id="page-17-1"></span>**3.12 Boot modes**

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using either USART1(PA9/10), USART2(PD5/6), USB OTG FS in device mode (PA11/12) through DFU (device firmware upgrade), I2C1(PB6/7), I2C2(PB10/3), I2C3(PA8/PB4), SPI1(PA4/5/6/7), SPI2(PB12/13/14/15) or SPI3(PA15, PC10/11/12).

For more detailed information on the bootloader, refer to Application Note: AN2606, *STM32 microcontroller system memory boot mode*.

# <span id="page-17-2"></span>**3.13 Power supply schemes**

- $V_{DD}$  = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor (POR/PDR) disabled, provided externally through  $V_{DD}$  pins. Requires the use of an external power supply supervisor connected to the VDD and PDR\_ON pins.
- $V_{DD}$  = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through  $V_{DD}$  pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively, with decoupling technique.
- $V_{\text{BAT}}$  = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

Refer to *[Figure 18: Power supply scheme](#page-55-2)* for more details.



# <span id="page-18-0"></span>**3.14 Power supply supervisor**

#### <span id="page-18-1"></span>**3.14.1 Internal reset ON**

This feature is available for  $V_{DD}$  operating voltage range 1.8 V to 3.6 V.

The internal power supply supervisor is enabled by holding PDR\_ON high.

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The devices remain in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V<sub>B</sub>$ <sub>OR</sub>, without the need for an external reset circuit.

The devices also feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### <span id="page-18-2"></span>**3.14.2 Internal reset OFF**

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR\_ON pin to low.

An external power supply supervisor has to monitor  $V_{DD}$  and keep the device in reset mode as long as  $V_{DD}$  is below a specified threshold. Connect PDR\_ON to this external power supply supervisor. Refer to *[Figure 5](#page-18-3)*.

<span id="page-18-3"></span>

**Figure 5. Power supply supervisor interconnection with internal reset OFF(1)**

1. The PRD\_ON pin is only available on the WLCSP49 and UFBGA100 packages.



The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.7 V (see *[Figure 6](#page-19-1)*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- $V_{BAT}$  functionality is no more available and VBAT pin should be connected to  $V_{DD}$ .

<span id="page-19-1"></span>

#### **Figure 6. PDR\_ON control with internal reset OFF**

# <span id="page-19-0"></span>**3.15 Voltage regulator**

The regulator has four operating modes:

- Regulator ON
	- Main regulator mode (MR)
	- Low power regulator (LPR)
	- Power-down
- Regulator OFF



#### <span id="page-20-0"></span>**3.15.1 Regulator ON**

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run) In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.
- LPR is used in the Stop modes The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on the V<sub>CAP</sub> 1 and V<sub>CAP</sub> 2 pins. The V<sub>CAP</sub> 2 pin is only available for the LQFP100 and UFBGA100 packages.

All packages have the regulator ON feature.

#### <span id="page-20-1"></span>**3.15.2 Regulator OFF**

The Regulator OFF is available only on the UFBGA100, which features the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through  $V_{\text{CAP}-1}$  and  $V_{\text{CAP}-2}$  pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2  $\mu$ F V<sub>CAP</sub> ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 17: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.



<span id="page-21-0"></span>

**Figure 7. Regulator OFF**

The following conditions must be respected:

- $V_{DD}$  should always be higher than  $V_{CAP-1}$  and  $V_{CAP-2}$  to avoid current injection between power domains.
- If the time for  $V_{CAP-1}$  and  $V_{CAP-2}$  to reach  $V_{12}$  minimum value is faster than the time for  $V_{DD}$  to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V<sub>CAP</sub> 1 and V<sub>CAP</sub> 2 reach V<sub>12</sub> minimum value and until V<sub>DD</sub> reaches 1.7 V (see *[Figure 8](#page-22-0)*).
- Otherwise, if the time for  $V_{CAP-1}$  and  $V_{CAP-2}$  to reach  $V_{12}$  minimum value is slower than the time for  $V_{DD}$  to reach 1.7 V, then PA0 could be asserted low externally (see *[Figure 9](#page-22-1)*).
- If  $V_{CAP-1}$  and  $V_{CAP-2}$  go below  $V_{12}$  minimum value and  $V_{DD}$  is higher than 1.7 V, then a reset must be asserted on PA0 pin.

*Note:* The minimum value of V<sub>12</sub> depends on the maximum frequency targeted in the application



<span id="page-22-0"></span>

#### Figure 8. Startup in regulator OFF: slow V<sub>DD</sub> slope power-down reset risen after V<sub>CAP\_1</sub>/V<sub>CAP\_2</sub> stabilization

<span id="page-22-1"></span>1. This figure is valid whatever the internal reset mode (ON or OFF).



#### Figure 9. Startup in regulator OFF mode: fast V<sub>DD</sub> slope power-down reset risen before V<sub>CAP\_1</sub>/V<sub>CAP\_2</sub> stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).



### <span id="page-23-0"></span>**3.15.3 Regulator ON/OFF and internal power supply supervisor availability**

<span id="page-23-2"></span>

**Table 3. Regulator ON/OFF and internal power supply supervisor availability**

1. Refer to *[Section 3.14: Power supply supervisor](#page-18-0)*

# <span id="page-23-1"></span>**3.16 Real-time clock (RTC) and backup registers**

The backup domain includes:

- The real-time clock (RTC)
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binarycoded decimal) format. Correction for  $28^{th}$ ,  $29^{th}$  (leap year),  $30^{th}$ , and  $31^{st}$  day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The backup registers are 32-bit registers used to store 80 bytes of user application data when  $V_{DD}$  power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see *[Section 3.17](#page-24-0)*).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

The RTC and backup registers are supplied through a switch that is powered either from the  $V_{DD}$  supply when present or from the  $V_{BAT}$  pin.

24/[139](#page-138-0) DS9716 Rev 11



## <span id="page-24-0"></span>**3.17 Low-power modes**

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### • **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### • **Stop mode**

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The devices can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events).

#### **Standby mode**

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain when selected.

The devices exit the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs.

Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

# <span id="page-24-1"></span>**3.18** V<sub>BAT</sub> operation

The VBAT pin allows to power the device  $V_{BAT}$  domain from an external battery, an external super-capacitor, or from  $V_{DD}$  when no external battery and an external super-capacitor are present.

 $V<sub>BAT</sub>$  operation is activated when  $V<sub>DD</sub>$  is not present.

The VBAT pin supplies the RTC and the backup registers.

*Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from V<sub>BAT</sub> operation. When PDR\_ON pin is not connected to V<sub>DD</sub> (internal Reset OFF), the V<sub>BAT</sub> functionality is no more available and VBAT pin should be connected* to V<sub>DD</sub>.

## <span id="page-24-2"></span>**3.19 Timers and watchdogs**

The devices embed one advanced-control timer, seven general-purpose timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*[Table 4](#page-25-1)* compares the features of the advanced-control and general-purpose timers.



DS9716 Rev 11 25/[139](#page-138-0)

<span id="page-25-1"></span>

<b>Timer</b> type	<b>Timer</b>	Counter resolution	Counter type	<b>Prescaler</b> factor	<b>DMA</b> request generation	Capture/ compare channels	Complemen- tary output	Max. interface clock (MHz)	Max. timer clock (MHz)
Advanced -control	TIM1	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	84
General purpose	TIM2, TIM <sub>5</sub>	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	<b>No</b>	42	84
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	<b>No</b>	42	84
	TIM9	16-bit	Up	Any integer between 1 and 65536	<b>No</b>	$\overline{2}$	<b>No</b>	84	84
	TIM10, <b>TIM11</b>	16-bit	Up	Any integer between 1 and 65536	<b>No</b>	1	<b>No</b>	84	84

**Table 4. Timer feature comparison**

## <span id="page-25-0"></span>**3.19.1 Advanced-control timers (TIM1)**

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on 4 independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete generalpurpose timer. Its 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, it has the same features as the general-purpose TIMx timers. If configured as a 16-bit PWM generator, it has full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 supports independent DMA request generation.



#### <span id="page-26-0"></span>**3.19.2 General-purpose timers (TIMx)**

There are seven synchronizable general-purpose timers embedded in the STM32F401xB/STM32F401xC (see *[Table 4](#page-25-1)* for differences).

#### • **TIM2, TIM3, TIM4, TIM5**

The STM32F401xB/STM32F401xC devices are 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature four independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

#### • **TIM9, TIM10 and TIM11**

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### <span id="page-26-1"></span>**3.19.3 Independent watchdog**

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

#### <span id="page-26-2"></span>**3.19.4 Window watchdog**

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### <span id="page-26-3"></span>**3.19.5 SysTick timer**

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.



# <span id="page-27-0"></span>**3.20 Inter-integrated circuit interface (I2C)**

Up to three I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see *[Table 5](#page-27-2)*).

<span id="page-27-2"></span>

۰	Analog filter	Digital filter			
l Pulse width of suppressed spikes	$\geq 50$ ns	Programmable length from 1 to 15 I2C peripheral clocks			

**Table 5. Comparison of I2C analog and digital filters**

# <span id="page-27-1"></span>**3.21 Universal synchronous/asynchronous receiver transmitters (USART)**

The devices embed three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART6).

These three interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 10.5 Mbit/s. The USART2 interface communicates at up to 5.25 bit/s.

USART1 and USART2 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

<span id="page-27-3"></span>





# <span id="page-28-0"></span>**3.22 Serial peripheral interface (SPI)**

The devices feature up to four SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 and SPI4 can communicate at up to 42 Mbit/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

# <span id="page-28-1"></span>**3.23 Inter-integrated sound (I2S)**

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the <sup>12</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All  $I^2$ Sx can be served by the DMA controller.

# <span id="page-28-2"></span>**3.24 Audio PLL (PLLI2S)**

The devices feature an additional dedicated PLL for audio  $I^2S$  application, making it possible to achieve error-free  $I^2S$  sampling clock accuracy without compromising on the CPU performance.

The PLLI2S configuration can be modified to manage an  $I^2S$  sample rate change without disabling the main PLL (PLL) used for the CPU.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

# <span id="page-28-3"></span>**3.25 Secure digital input/output interface (SDIO)**

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.



# <span id="page-29-0"></span>**3.26 Universal serial bus on-the-go full-speed (OTG\_FS)**

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# <span id="page-29-1"></span>**3.27 General-purpose input/outputs (GPIOs)**

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 84 MHz.

# <span id="page-29-2"></span>**3.28 Analog-to-digital converter (ADC)**

One 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4 or TIM5 timer.

# <span id="page-29-3"></span>**3.29 Temperature sensor**

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value. Refer to the reference manual for additional information.



As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

# <span id="page-30-0"></span>**3.30 Serial wire JTAG debug port (SWJ-DP)**

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

# <span id="page-30-1"></span>**3.31 Embedded Trace Macrocell™**

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F401xB/STM32F401xC through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.



# <span id="page-31-0"></span>**4 Pinouts and pin description**

<span id="page-31-1"></span>

#### **Figure 10. STM32F401xB/STM32F401xC WLCSP49 pinout**

1. The above figure shows the package top view.



<span id="page-32-0"></span>

**Figure 11. STM32F401xB/STM32F401xC UFQFPN48 pinout**

1. The above figure shows the package top view.



<span id="page-33-0"></span>

#### **Figure 12. STM32F401xB/STM32F401xC LQFP64 pinout**

1. The above figure shows the package top view.





<span id="page-34-0"></span>

#### **Figure 13. STM32F401xB/STM32F401xC LQFP100 pinout**

57

<span id="page-35-0"></span>

**Figure 14. STM32F401xB/STM32F401xC UFBGA100 pinout**

1. This figure shows the package top view



 $0.00015010$


#### **Table 7. Legend/abbreviations used in the pinout table**

#### **Table 8. STM32F401xB/STM32F401xC pin definitions**











<b>Pin Number</b>											
UQFN48	WLCSP49	LQFP64	LQFP100	<b>JFBGA100</b>	Pin name (function after reset) <sup>(1)</sup>	Pin type	structure $\overline{6}$	<b>Notes</b>	<b>Alternate functions</b>	<b>Additional</b> functions	
13	E <sub>4</sub>	17	26	L <sub>3</sub>	PA <sub>3</sub>	I/O	<b>FT</b>		USART2 RX, TIM2 CH4, TIM5 CH4, TIM9 CH2, <b>EVENTOUT</b>	ADC1 IN3	
$\overline{\phantom{0}}$	$\overline{\phantom{a}}$	18	27	$\overline{\phantom{0}}$	<b>VSS</b>	S	$\overline{a}$	$\overline{\phantom{a}}$			
$\blacksquare$	$\frac{1}{2}$	19	28	$\overline{\phantom{0}}$	<b>VDD</b>	S	$\overline{a}$	$\overline{\phantom{a}}$			
$\blacksquare$	$\blacksquare$	$\overline{a}$	۳	E <sub>3</sub>	BYPASS_ <b>REG</b>	$\mathbf{I}$	<b>FT</b>	$\frac{1}{2}$			
14	G6	20	29	M <sub>3</sub>	PA4	I/O	<b>FT</b>		SPI1 NSS, SPI3 NSS/I2S3 WS, USART2_CK, EVENTOUT	ADC1 IN4	
15	F <sub>5</sub>	21	30	K <sub>4</sub>	PA <sub>5</sub>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	SPI1 SCK, TIM2_CH1/TIM2_ETR, <b>EVENTOUT</b>	ADC1 IN5	
16	F4	22	31	L4	PA <sub>6</sub>	$UO$	<b>FT</b>		SPI1_MISO, TIM1_BKIN, TIM3 CH1, EVENTOUT	ADC1 IN6	
17	F <sub>3</sub>	23	32	M4	PA7	I/O	<b>FT</b>		SPI1 MOSI, TIM1 CH1N, TIM3_CH2, EVENTOUT	ADC1_IN7	
$\blacksquare$	$\blacksquare$	24	33	K <sub>5</sub>	PC4	I/O	<b>FT</b>	$\overline{a}$	<b>EVENTOUT</b>	ADC1_IN14	
	$\overline{a}$	25	34	L <sub>5</sub>	PC <sub>5</sub>	I/O	FT.	$\blacksquare$	<b>EVENTOUT</b>	ADC1 IN15	
18	G5	26	35	M <sub>5</sub>	PB <sub>0</sub>	I/O	<b>FT</b>		TIM1_CH2N, TIM3_CH3, <b>EVENTOUT</b>	ADC1_IN8	
19	G4	27	36	M6	PB <sub>1</sub>	1/O	<b>FT</b>	$\overline{\phantom{a}}$	TIM1 CH3N, TIM3 CH4, <b>EVENTOUT</b>	ADC1 IN9	
20	G <sub>3</sub>	28	37	L <sub>6</sub>	PB <sub>2</sub>	I/O	<b>FT</b>	$\blacksquare$	<b>EVENTOUT</b>	BOOT <sub>1</sub>	
	$\blacksquare$	$\frac{1}{2}$	38	M7	PE7	I/O	<b>FT</b>	$\overline{\phantom{0}}$	TIM1 ETR, EVENTOUT		
			39	L7	PE8	I/O	<b>FT</b>		TIM1 CH1N, EVENTOUT		
			40	M8	PE9	I/O	<b>FT</b>	$\blacksquare$	TIM1 CH1, EVENTOUT		
		$\blacksquare$	41	L8	<b>PE10</b>	I/O	FT.	$\blacksquare$	TIM1 CH2N, EVENTOUT		
		$\blacksquare$	42	M <sub>9</sub>	<b>PE11</b>	I/O	FT.		SPI4 NSS, TIM1 CH2, <b>EVENTOUT</b>		
			43	L9	<b>PE12</b>	I/O	<b>FT</b>		SPI4 SCK, TIM1 CH3N, <b>EVENTOUT</b>		
			44	M10	<b>PE13</b>	I/O	<b>FT</b>		SPI4 MISO, TIM1 CH3, <b>EVENTOUT</b>		

**Table 8. STM32F401xB/STM32F401xC pin definitions (continued)**



<b>Pin Number</b>										
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	structure S	<b>Notes</b>	<b>Alternate functions</b>	<b>Additional</b> functions
		$\overline{\phantom{a}}$	45	M11	<b>PE14</b>	1/O	<b>FT</b>		SPI4_MOSI, TIM1_CH4, <b>EVENTOUT</b>	
۰	$\blacksquare$	$\overline{\phantom{0}}$	46	M12	<b>PE15</b>	1/O	<b>FT</b>	$\overline{\phantom{a}}$	TIM1 BKIN, EVENTOUT	
21	E <sub>3</sub>	29	47	L10	<b>PB10</b>	$UO$	<b>FT</b>		SPI2 SCK/I2S2 CK, I2C2 SCL, TIM2 CH3, <b>EVENTOUT</b>	
$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$\qquad \qquad -$	$\blacksquare$	K <sub>9</sub>	<b>PB11</b>	1/O	<b>FT</b>		TIM2_CH4, I2C2_SDA, <b>EVENTOUT</b>	
22	G <sub>2</sub>	30	48	L11	VCAP_1	S	$\Box$	$\overline{\phantom{a}}$		÷
23	D <sub>3</sub>	31	49	F12	<b>VSS</b>	S	$\blacksquare$	$\overline{\phantom{a}}$		
24	F <sub>2</sub>	32	50	G12	<b>VDD</b>	$\mathbf S$	$\blacksquare$	$\overline{\phantom{0}}$		
25	E2	33	51	L12	<b>PB12</b>	I/O	<b>FT</b>		SPI2 NSS/I2S2 WS, I2C2_SMBA, TIM1_BKIN, <b>EVENTOUT</b>	
26	G <sub>1</sub>	34	52	K <sub>12</sub>	<b>PB13</b>	1/O	<b>FT</b>		SPI2_SCK/I2S2_CK, TIM1 CH1N, EVENTOUT	
27	F1	35	53	K <sub>11</sub>	<b>PB14</b>	1/O	<b>FT</b>		SPI2 MISO, I2S2ext SD, TIM1 CH2N, EVENTOUT	
28	E1	36	54	K <sub>10</sub>	<b>PB15</b>	I/O	<b>FT</b>		SPI2 MOSI/I2S2 SD, TIM1 CH3N, EVENTOUT	RTC_REFIN
	$\overline{a}$	$\blacksquare$	55	$\overline{a}$	PD <sub>8</sub>	I/O	<b>FT</b>	$\overline{\phantom{a}}$	<b>EVENTOUT</b>	
		$\overline{a}$	56	K <sub>8</sub>	P <sub>D</sub> <sub>9</sub>	$UO$	<b>FT</b>	$\blacksquare$	<b>EVENTOUT</b>	
	$\overline{a}$	$\overline{a}$	57	J12	<b>PD10</b>	$UO$	<b>FT</b>	$\blacksquare$	<b>EVENTOUT</b>	L.
		$\overline{a}$	58	J11	<b>PD11</b>	I/O	<b>FT</b>	$\overline{a}$	<b>EVENTOUT</b>	-
	$\frac{1}{2}$	$\overline{a}$	59	J10	<b>PD12</b>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	TIM4_CH1, EVENTOUT	
		$\overline{\phantom{0}}$	60	H <sub>12</sub>	PD <sub>13</sub>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	TIM4 CH2, EVENTOUT	
$\qquad \qquad \blacksquare$	$\blacksquare$	$\overline{\phantom{0}}$	61	H11	<b>PD14</b>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	TIM4 CH3, EVENTOUT	$\overline{\phantom{0}}$
$\overline{\phantom{a}}$		$\blacksquare$	62	H <sub>10</sub>	<b>PD15</b>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	TIM4 CH4, EVENTOUT	
	$\overline{a}$	37	63	E12	PC6	$UO$	<b>FT</b>	$\overline{\phantom{a}}$	I2S2 MCK, USART6_TX, TIM3 CH1, SDIO D6, <b>EVENTOUT</b>	
		38	64	E11	PC7	I/O	<b>FT</b>		I2S3_MCK, USART6_RX, TIM3_CH2, SDIO_D7, <b>EVENTOUT</b>	

**Table 8. STM32F401xB/STM32F401xC pin definitions (continued)**









<b>Pin Number</b>											
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	structure $\overline{6}$	<b>Notes</b>	<b>Alternate functions</b>	<b>Additional</b> functions	
$\blacksquare$	$\blacksquare$	$\blacksquare$	82	B <sub>9</sub>	PD <sub>1</sub>	$UO$	<b>FT</b>	$\overline{\phantom{0}}$	<b>EVENTOUT</b>	$\overline{\phantom{a}}$	
	$\overline{a}$	54	83	C <sub>8</sub>	PD <sub>2</sub>	$UO$	<b>FT</b>		TIM3_ETR, SDIO_CMD, <b>EVENTOUT</b>		
		$\blacksquare$	84	B8	PD <sub>3</sub>	$II$	<b>FT</b>		SPI2 SCK/I2S2 CK, USART2 CTS, EVENTOUT		
		$\overline{a}$	85	<b>B7</b>	PD <sub>4</sub>	$II$	<b>FT</b>	$\overline{\phantom{0}}$	USART2 RTS, EVENTOUT		
	$\overline{a}$	$\blacksquare$	86	A <sub>6</sub>	PD <sub>5</sub>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	USART2 TX, EVENTOUT		
		$\frac{1}{2}$	87	B <sub>6</sub>	PD <sub>6</sub>	$II$	<b>FT</b>		SPI3 MOSI/I2S3 SD, USART2 RX, EVENTOUT		
			88	A <sub>5</sub>	PD <sub>7</sub>	$II$	<b>FT</b>	$\blacksquare$	USART2 CK, EVENTOUT		
39	A <sub>3</sub>	55	89	A <sub>8</sub>	PB <sub>3</sub> (JTDO-SWO)	I/O	<b>FT</b>		JTDO-SWO, SPI1_SCK, SPI3 SCK/I2S3 CK, I2C2_SDA, TIM2_CH2, <b>EVENTOUT</b>		
40	A4	56	90	A7	PB <sub>4</sub> (NJTRST)	I/O	<b>FT</b>		NJTRST, SPI1_MISO, SPI3 MISO, I2S3ext SD, I2C3_SDA, TIM3_CH1, <b>EVENTOUT</b>		
41	B4	57	91	C <sub>5</sub>	PB <sub>5</sub>	$UO$	<b>FT</b>		SPI1 MOSI, SPI3_MOSI/I2S3_SD, I2C1_SMBA, TIM3_CH2, <b>EVENTOUT</b>		
42	C <sub>4</sub>	58	92	<b>B5</b>	PB <sub>6</sub>	$II$	<b>FT</b>		I2C1_SCL, USART1 TX, TIM4 CH1, EVENTOUT		
43	D4	59	93	B4	PB7	$UO$	<b>FT</b>		I2C1 SDA, USART1 RX, TIM4 CH2, EVENTOUT		
44	A <sub>5</sub>	60	94	A4	BOOT0	I	B	$\overline{\phantom{0}}$	$\overline{\phantom{a}}$	$V_{PP}$	
45	B <sub>5</sub>	61	95	A <sub>3</sub>	PB <sub>8</sub>	I/O	<b>FT</b>	$\overline{\phantom{0}}$	I2C1 SCL, TIM4 CH3, TIM10_CH1, SDIO_D4, <b>EVENTOUT</b>		
46	C <sub>5</sub>	62	96	B <sub>3</sub>	PB <sub>9</sub>	I/O	<b>FT</b>		SPI2 NSS/I2S2 WS, I2C1 SDA, TIM4 CH4, TIM11_CH1, SDIO_D5, <b>EVENTOUT</b>		
	$\blacksquare$	$\overline{\phantom{a}}$	97	C <sub>3</sub>	PE <sub>0</sub>	I/O	<b>FT</b>	$\overline{\phantom{a}}$	TIM4_ETR, EVENTOUT	$\qquad \qquad \blacksquare$	
		$\overline{\phantom{a}}$	98	A2	PE <sub>1</sub>	I/O	FT.	$\overline{\phantom{a}}$	<b>EVENTOUT</b>	$\qquad \qquad \blacksquare$	

**Table 8. STM32F401xB/STM32F401xC pin definitions (continued)**





#### **Table 8. STM32F401xB/STM32F401xC pin definitions (continued)**

1. Function availability depends on the chosen device.

2. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:<br>The speed should not exceed 2 MHz with

- These I/Os must not be used as a current source (e.g. to drive an LED).

3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage th

4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).

5. If the device is delivered in an UFBGA100 and the BYPASS REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low)



44/139

4[4/13](#page-138-1)9 DS9716 Rev 11 **DS9716 Rev 11** 



**AA** 

#### **Table 9. Alternate function mapping (continued)**



Pinouts and pin description

A

45/139

46/139

46[/139](#page-138-1) DS9716 Rev 11 **DS9716 Rev 11** 

S



# Pinouts and pin description

# Pinouts and pin description  $S_{\rm CO}$  and  $S_{\rm CO}$  is a set of  $S_{\rm CO}$  steps  $S_{\rm CO}$  and  $S_{\rm CO}$  and  $S_{\rm CO}$ STM32F401xB STM32F401xC

**RTI** 

**DS9716 Rev 11** DS9716 Rev 11 47/[139](#page-138-1)

47/139



#### **Table 9. Alternate function mapping (continued)**

AF00 | AF01 | AF02 | AF03 | AF04 | AF05 | AF06 | AF07 | AF08 | AF09 | AF10 |AF11 | AF12 |AF13 |AF14

**AF15** 

48/139

48[/139](#page-138-1) DS9716 Rev 11 **DS9716 Rev 11** 

 $\overline{\mathbf{A}}$ 



# Pinouts and pin description

Pinouts and pin description  $S_{\rm CO}$  and  $S_{\rm CO}$  is a set of  $S_{\rm CO}$  steps  $S_{\rm CO}$  and  $S_{\rm CO}$  and  $S_{\rm CO}$ STM32F401xB STM32F401xC

STM32F401xB STM32F401xC **STM32F401xB STM32F401xC Pinouts and pin description**

Pinouts and pin description



**DS9716 Rev 11** DS9716 Rev 11 49/[139](#page-138-1)

49/139

# **5 Memory mapping**

The memory map is shown in *[Figure 15](#page-49-0)*.

<span id="page-49-0"></span>





#### **Table 10. STM32F401xB/STM32F401xC register boundary addresses**







#### **Table 10. STM32F401xB/STM32F401xC register boundary addresses (continued)**



### STM32F401xB STM32F401xC **Memory mapping**



#### **Table 10. STM32F401xB/STM32F401xC register boundary addresses (continued)**



# **6 Electrical characteristics**

# **6.1 Parameter conditions**

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

#### **6.1.1 Minimum and maximum values**

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$  max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3 σ).

# **6.1.2 Typical values**

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.7 V  $\leq$ V<sub>DD</sub>  $\leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2 σ).

#### **6.1.3 Typical curves**

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# **6.1.4 Loading capacitor**

The loading conditions used for pin parameter measurement are shown in *[Figure 16](#page-53-0)*.

<span id="page-53-0"></span>

#### **Figure 16. Pin loading conditions**



# **6.1.5 Pin input voltage**

The input voltage measurement on a pin of the device is described in *[Figure 17](#page-54-0)*.

<span id="page-54-0"></span>

#### **Figure 17. Input voltage measurement**



# **6.1.6 Power supply scheme**



#### **Figure 18. Power supply scheme**

- 1. To connect PDR\_ON pin, refer to *[Section 3.14: Power supply supervisor](#page-18-0)*.
- 2. The 4.7  $\mu$ F ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
- 3.  $V_{CAP-2}$  pad is only available on LQFP100 and UFBGA100 packages.
- 4.  $V_{DDA} = V_{DD}$  and  $V_{SSA} = V_{SS}$ .
- **Caution:** Each power supply pair  $(V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

#### **6.1.7 Current consumption measurement**

<span id="page-56-1"></span>

#### **Figure 19. Current consumption measurement scheme**

# **6.2 Absolute maximum ratings**

Stresses above the absolute maximum ratings listed in *[Table 11: Voltage characteristics](#page-56-0)*, *[Table 12: Current characteristics](#page-57-0)*, and *[Table 13: Thermal characteristics](#page-57-1)* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

<span id="page-56-0"></span>

#### **Table 11. Voltage characteristics**

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum value must always be respected. Refer to *[Table 12](#page-57-0)* for the values of the maximum allowed injected current.



<span id="page-57-0"></span>



1. All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

<span id="page-57-2"></span>2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be<br>sunk/sourced between two consecutive power supply pins referring to high pin count LQFP package

3. Negative injection disturbs the analog performance of the device. See note in *[Section 6.3.20: 12-bit ADC characteristics](#page-103-0)*.

4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{\text{INJ(PIN)}}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

<span id="page-57-1"></span>

#### **Table 13. Thermal characteristics**

1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK 7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS directive 2011/65/EU, July 2011).



# **6.3 Operating conditions**

# **6.3.1 General operating conditions**











1. VDD/VDDA minimum value of 1.7 V with the use of an external power supply supervisor (refer to *[Section 3.14.2: Internal](#page-18-1)  [reset OFF](#page-18-1)*).

2. When the ADC is used, refer to *[Table 66: ADC characteristics](#page-103-1)*.

- 3. If  $V_{REF+}$  pin is present, it must respect the following condition:  $V_{DDA}-V_{REF+}$  < 1.2 V.
- 4. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.
- 5. Guaranteed by test in production
- 6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- <span id="page-59-0"></span>7. If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub>.
- <span id="page-59-1"></span>8. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .



<span id="page-59-2"></span>



#### **STM32F401xB STM32F401xC Electrical characteristics**

- 1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
- 2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
- 3. Refer to *[Table 56: I/O AC characteristics](#page-92-0)* for frequencies vs. external load.
- 4. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to *[Section 3.14.2: Internal](#page-18-1)  [reset OFF](#page-18-1)*).
- 5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
- 6. The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

#### **6.3.2 VCAP\_1/VCAP\_2 external capacitors**

Stabilization for the main regulator is achieved by connecting 2 external capacitor  $C_{FXT}$  to the VCAP\_1 and VCAP\_2 pins. For packages supporting only 1 VCAP pin, the 2 CEXT capacitors are replaced by a single capacitor.

CEXT is specified in *[Table 16](#page-60-0)*.



1. Legend: ESR is the equivalent series resistance.

#### **Table 16. VCAP\_1/VCAP\_2 operating conditions(1)**

<span id="page-60-0"></span>

1. When bypassing the voltage regulator, the two 2.2  $\mu$ FV<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

## **6.3.3 Operating conditions at power-up / power-down (regulator ON)**

Subject to general operating conditions for  $T_A$ .

#### **Table 17. Operating conditions at power-up / power-down (regulator ON)**





### **6.3.4 Operating conditions at power-up / power-down (regulator OFF)**



Subject to general operating conditions for  $T_A$ .

#### **Table 18. Operating conditions at power-up / power-down (regulator OFF)(1)**

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when  $V_{DD}$  reach below 1.08 V.

*Note: This feature is only available for UFBGA100 package.*

#### **6.3.5 Embedded reset and power control block characteristics**

The parameters given in *[Table 19](#page-61-0)* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage @ 3.3V.

<span id="page-61-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>	
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19		
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V	
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37		
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25		
		$PLS[2:0]=010$ (rising edge)	2.39	2.45	2.51		
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39		
	Programmable voltage	$PLS[2:0]=011$ (rising edge)	2.54	2.60	2.65		
		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56		
$V_{PVD}$	detector level selection	PLS[2:0]=100 (rising edge)	2.70	2.76	2.82		
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71		
		$PLS[2:0]=101$ (rising edge)	2.86	2.93	2.99		
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92		
		$PLS[2:0]=110$ (rising edge)	2.96	3.03	3.10		
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99		
		$PLS[2:0]=111$ (rising edge)	3.07	3.14	3.21		
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09		
$V_{PVDhyst}$ <sup>(2)</sup>	PVD hysteresis			100		mV	
	Power-on/power-down	Falling edge	$1.60^{(1)}$	1.68	1.76	V	
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.64	1.72	1.80		

**Table 19. Embedded reset and power control block characteristics**



Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Typ	Max	<b>Unit</b>		
$V_{\rm PDRhyst}^{(2)}$	PDR hysteresis			40		mV		
	Brownout level 1	Falling edge	2.13	2.19	2.24			
V <sub>BOR1</sub>	threshold	Rising edge	2.23	2.29	2.33			
	Brownout level 2	Falling edge	2.44	2.50	2.56	V		
V <sub>BOR2</sub>	threshold	Rising edge	2.53	2.59	2.63			
	Brownout level 3	Falling edge	2.75	2.83	2.88			
V <sub>BOR3</sub>	threshold	Rising edge	2.85	2.92	2.97			
$V_{\text{BORhyst}}^{(2)}$	<b>BOR hysteresis</b>			100		mV		
$T_{\mathsf{RSTTEMPO}}^{'}(2)(3)$	POR reset timing		0.5	1.5	3.0	ms		
$I_{RUSH}$ <sup>(2)</sup>	InRush current on voltage regulator power- on (POR or wakeup from Standby)			160	200	mA		
$E_{\text{RUSH}}^{(2)}$	InRush energy on voltage regulator power- on (POR or wakeup from Standby)	$V_{DD}$ = 1.7 V, T <sub>A</sub> = 125 °C, $I_{RUSH}$ = 171 mA for 31 µs			5.4	μC		

**Table 19. Embedded reset and power control block characteristics (continued)**

1. The product behavior is guaranteed by design down to the minimum  $V_{\text{POR/PDR}}$  value.

2. Guaranteed by design.

3. The reset timing is measured from the power-on (POR reset or wakeup from  $V_{BAT}$ ) to the instant when first instruction is fetched by the user application code.

#### **6.3.6 Supply current characteristics**

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *[Figure 19: Current consumption](#page-56-1)  [measurement scheme](#page-56-1)*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark $^{\circledR}$  code.



#### **Typical and maximum current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at VDD or VSS (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to both  $f_{HCLK}$  frequency and VDD ranges (refer to *[Table 15: Features depending on the operating power supply range](#page-59-2)*).
- The voltage scaling is adjusted to  $f_{HCLK}$  frequency as follows:
	- $-$  Scale 3 for  $f_{HCI K} \leq 60$  MHz
	- Scale 2 for 60 MHz  $\leq f_{HCLK} \leq 84$  MHz
- The system clock is HCLK,  $f_{PCLK1} = f_{HCLK}/2$ , and  $f_{PCLK2} = f_{HCLK1}$ .
- External clock is 4 MHz and PLL is on when  $f_{HCI K}$  is higher than 25 MHz.
- The maximum values are obtained for  $V_{DD} = 3.6$  V and a maximum ambient temperature (T<sub>A</sub>), and the typical values for T<sub>A</sub>= 25 °C and V<sub>DD</sub> = 3.3 V unless otherwise specified.

#### **Table 20. Typical and maximum current consumption, code with data processing (ART** accelerator disabled) running from SRAM - V<sub>DD</sub> = 1.8 V



1. Guaranteed by characterization, unless otherwise specified.

2. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.

3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

4. Guaranteed by test in production.



#### **Table 21. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM**

1. Guaranteed by characterization, unless otherwise specified.

2. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.

3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

#### **Table 22. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory- V<sub>DD</sub> = 1.8 V**



1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6 mA per ADC for the analog part.



#### **Table 23. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory -**  $V_{DD}$  **= 3.3 V**



1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6 mA per ADC for the analog part.

#### . **Table 24. Typical and maximum current consumption in run mode, code with data processing (ART accelerator disabled) running from Flash memory**



1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6 mA per ADC for the analog part.







1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6 mA per ADC for the analog part.





1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.



4. Same current consumption for f<sub>HCLK</sub> at 30 MHz and 20 MHz due to VCO running slower at 30 MHz.





1. Guaranteed by characterization.

2. Guaranteed by test in production.





1. Guaranteed by characterization.

# Table 29. Typical and maximum current consumption in Standby mode - V<sub>DD</sub>= 1.8 V



1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.

2. Guaranteed by characterization, unless otherwise specified.

3. Guaranteed by test in production.





#### Table 30. Typical and maximum current consumption in Standby mode - V<sub>DD</sub>=3.3 V

1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.

2. Guaranteed by characterization, unless otherwise specified.

3. Guaranteed by test in production.



#### **Table 31. Typical and maximum current consumptions in V<sub>p ar</sub> mode**

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a  $C_L$  of 6 pF for typical values.

2. Guaranteed by characterization.





Figure 21. Typical V<sub>BAT</sub> current consumption (LSE and RTC ON)

#### **I/O system current consumption**

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *[Table 54: I/O static characteristics](#page-89-0)*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *[Table 33: Peripheral current](#page-72-0)  [consumption](#page-72-0)*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O



pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$
I_{SW} = V_{DD} \times f_{SW} \times C
$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

 $V_{DD}$  is the MCU supply voltage

 $f_{SW}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C<sub>INT</sub> + C<sub>EXT</sub>$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.







1.  $C_S$  is the PCB board capacitance including the pad pin.  $C_S = 7$  pF (estimated value).

2. This test is performed by cutting the LQFP100 package pin (pad removal).


#### **On-chip peripheral current consumption**

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
- HCLK is the system clock at 84 MHz.  $f_{PCLK1} = f_{HCLK}/2$ , and  $f_{PCLK2} = f_{HCLK}$ . The given value is calculated by measuring the difference of current consumption
	- with all peripherals clocked off
	- with only one peripheral clocked on
- Ambient operating temperature is 25 °C and  $V_{DD}$ =3.3 V.



### **Table 33. Peripheral current consumption**



	Peripheral	$I_{DD}$ (typ)	Unit
	TIM1	5.71	
	TIM9	2.86	
	<b>TIM10</b>	1.79	
	<b>TIM11</b>	2.02	
	$ADC1^{(2)}$	2.98	
APB <sub>2</sub> (up to 84 MHz)	SPI1	1.19	µA/MHz
	USART1	3.10	
	USART6	2.86	
	<b>SDIO</b>	5.95	
	SPI4	1.31	
	<b>SYSCFG</b>	0.71	

**Table 33. Peripheral current consumption (continued)**

1. I2SMOD bit set in SPI\_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.

2. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

# **6.3.7 Wakeup time from low-power modes**

The wakeup times given in *[Table 34](#page-73-0)* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$ =3.3 V.



<span id="page-73-0"></span>

1. Guaranteed by characterization.

2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

3.  $t_{WUSTDRY}$  maximum value is given at  $-40$  °C.



# **6.3.8 External clock source characteristics**

#### **High-speed external user clock generated from an external source**

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *[Table 54](#page-89-0)*. However, the recommended clock input waveform is shown in *[Figure 22](#page-75-0)*.

The characteristics given in *[Table 35](#page-74-0)* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *[Table 14](#page-58-0)*.

<span id="page-74-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	Max	Unit
$f_{HSE\_ext}$	External user clock source frequency $(1)$		1		50	<b>MHz</b>
$V_{HSEH}$	OSC IN input pin high level voltage		0.7V <sub>DD</sub>		$V_{DD}$	$\vee$
V <sub>HSEL</sub>	OSC IN input pin low level voltage		$V_{SS}$		0.3V <sub>DD</sub>	
$t_{w(HSE)}$ $t_{W(HSE)}$	OSC_IN high or low time <sup>(1)</sup>		5			ns
$t_{r(HSE)}$ $t_{f(HSE)}$	OSC IN rise or fall time $(1)$				10	
$C_{in(HSE)}$	OSC IN input capacitance <sup>(1)</sup>			5		pF
$DuCy$ <sub>(HSE)</sub>	Duty cycle		45		55	%
Ч.	OSC IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

**Table 35. High-speed external user clock characteristics**

1. Guaranteed by design.

#### **Low-speed external user clock generated from an external source**

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *[Table 54](#page-89-0)*. However, the recommended clock input waveform is shown in *[Figure 23](#page-76-0)*.

The characteristics given in *[Table 36](#page-75-1)* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *[Table 14](#page-58-0)*.



<span id="page-75-1"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	Max	<b>Unit</b>
$f_{LSE\_ext}$	User External clock source frequency $(1)$			32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level 0.7V <sub>DD</sub> voltage				$V_{DD}$	v
<b>VLSEL</b>	OSC32 IN input pin low level voltage		$V_{SS}$		0.3V <sub>DD</sub>	
$t_{w(LSE)}$ $t_{f(LSE)}$	OSC32 IN high or low time <sup>(1)</sup>		450			ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32 IN rise or fall time <sup>(1)</sup>				50	
$C_{in( LSE)}$	OSC32 IN input capacitance <sup>(1)</sup>			5		pF
$DuCy_{(LSE)}$	Duty cycle		30		70	$\%$
ΙL	OSC32 IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

**Table 36. Low-speed external user clock characteristics**

1. Guaranteed by design.

<span id="page-75-0"></span>





<span id="page-76-0"></span>

**Figure 23. Low-speed external clock source AC timing diagram**

#### **High-speed external clock generated from a crystal/ceramic resonator**

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *[Table 37](#page-76-1)*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

<span id="page-76-1"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Typ	<b>Max</b>	Unit
$t_{\text{OSC\_IN}}$	Oscillator frequency		4	۰	26	<b>MHz</b>
$R_F$	Feedback resistor		۰	200	۰	$k\Omega$
l <sub>DD</sub>	HSE current consumption	$V_{DD} = 3.3 V,$ ESR= 30 $\Omega$ $C_1 = 5$ pF @25 MHz		450		
		$V_{DD} = 3.3 V,$ ESR= 30 $\Omega$ $C_L = 10$ pF @25 MHz		530		μA
$G_{m\_crit\_max}$	Maximum critical crystal $g_m$	Startup		۰	1	mA/V
$t_{\mathsf{SU(HSE)}}^{(2)}$	Startup time	$V_{DD}$ is stabilized		2		ms

**Table 37. HSE 4-26 MHz oscillator characteristics(1)**

1. Guaranteed by design.

2.  $t_{\text{SUIHSE}}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *[Figure 24](#page-77-0)*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF



can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{1,1}$  and  $C_{1,2}$ .

*Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.*

<span id="page-77-0"></span>

**Figure 24. Typical application with an 8 MHz crystal**

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

#### **Low-speed external clock generated from a crystal/ceramic resonator**

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *[Table 38](#page-77-1)*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

<span id="page-77-1"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Typ	Max	<b>Unit</b>
$R_F$	Feedback resistor	$\overline{\phantom{0}}$		18.4		MΩ
ספי	LSE current consumption					μA
$G_{m}$ _crit_max	Maximum critical crystal $g_m$	Startup			0.56	µA/V
$t_{\text{SU(LSE)}}^{(2)}$	startup time	V <sub>DD</sub> is stabilized	-	2		s

Table 38. LSE oscillator characteristics  $(f_{LSE} = 32.768$  kHz)  $(1)$ 

1. Guaranteed by design.

2.  $t_{\text{SULSE}}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is guaranteed by characterization. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

*Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.*





**Figure 25. Typical application with a 32.768 kHz crystal**

# **6.3.9 Internal clock source characteristics**

The parameters given in *[Table 39](#page-78-0)* and *[Table 40](#page-79-0)* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *[Table 14](#page-58-0)*.

#### **High-speed internal (HSI) RC oscillator**

<span id="page-78-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>		Min	Typ	Max	<b>Unit</b>
$f_{HSI}$	Frequency			16		<b>MHz</b>	
	HSI user trimming step $(2)$					1	$\%$
$\mathsf{ACC}_{\mathsf{HSI}}$		Used-trimmed with the RCC CR register $^{(2)}$				1	$\%$
	Accuracy of the HSI oscillator	Factory	$T_A$ = - 40 to 125 °C <sup>(3)</sup>	- 8		5.5	%
			$T_A$ = - 40 to 105 °C <sup>(3)</sup>	- 8		4.5	%
			Calibrated $T_A$ = - 10 to 85 °C <sup>(3)</sup>	- 4		4	%
			$T_A = 25 °C^{(4)}$	$-1$		1	$\%$
$t_{\mathsf{su(HSI)}}^{(2)}$	HSI oscillator startup time				2.2	4	μs
$I_{DD(HSI)}^{(2)}$	HSI oscillator power consumption				60	80	μA

**Table 39. HSI oscillator characteristics (1)**

1.  $V_{DD} = 3.3 V$ ,  $T_A = -40$  to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization.

4. Factory calibrated, parts not soldered.





**Figure 26. ACC<sub>HSI</sub> versus temperature** 

1. Guaranteed by characterization.

# **Low-speed internal (LSI) RC oscillator**



<span id="page-79-0"></span>

1.  $V_{DD} = 3 V$ , T<sub>A</sub> = -40 to 125 °C unless otherwise specified.

2. Guaranteed by characterization.

3. Guaranteed by design.





**Figure 27. ACC<sub>LSI</sub> versus temperature** 

# **6.3.10 PLL characteristics**

The parameters given in *[Table 41](#page-80-0)* and *[Table 42](#page-81-1)* are derived from tests performed under temperature and V<sub>DD</sub> supply voltage conditions summarized in *[Table 14](#page-58-0)*.

<span id="page-80-0"></span>





- 1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
- 2. Guaranteed by design.
- 3. The use of two PLLs in parallel can degrade the Jitter up to +30%.
- <span id="page-81-0"></span>4. Guaranteed by characterization.

<span id="page-81-1"></span>

#### **Table 42. PLLI2S (audio PLL) characteristics**

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

<span id="page-81-2"></span>4. Guaranteed by characterization.



# **6.3.11 PLL spread spectrum clock generation (SSCG) characteristics**

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *[Table 49: EMI characteristics for WLCSP49](#page-87-0)*). It is available only on the main PLL.





1. Guaranteed by design.

#### **Equation 1**

The frequency modulation period (MODEPER) is given by the equation below:

MODEPER = round  $[f_{PLL}$ <sub>IN</sub> /  $(4 \times f_{Mod})]$ 

 $f_{PIH-N}$  and  $f_{Mod}$  must be expressed in Hz.

As an example:

If  $f_{PIL}$  IN = 1 MHz, and  $f_{MOD}$  = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

$$
MODEPER = round[10^6 / (4 \times 10^3)] = 250
$$

Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$
INCSTEP = round[((2^{15} - 1) \times md \times PLLN) / (100 \times 5 \times MODEPER)]
$$

 $f_{VCO-OUT}$  must be expressed in MHz.

With a modulation depth (md) =  $\pm 2$  % (4 % peak to peak), and PLLN = 240 (in MHz):

 $INCSTEP = round(((2^{15} - 1) \times 2 \times 240) / (100 \times 5 \times 250)] = 126 \text{md}$ (quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$
\text{md}_{\text{quantized}}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / \ ((2^{15} - 1) \times \text{PLLN})
$$

As a result:

$$
md_{quantized} \% = (250 \times 126 \times 100 \times 5) / ((2^{15} - 1) \times 240) = 2.002% (peak)
$$



DS9716 Rev 11 83/[139](#page-138-0)

*[Figure 28](#page-83-0)* and *[Figure 29](#page-83-1)* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is  $f_{\text{PLL\_OUT}}$  nominal.

 $T_{mode}$  is the modulation period.

md is the modulation depth.

<span id="page-83-0"></span>





<span id="page-83-1"></span>

# **6.3.12 Memory characteristics**

#### **Flash memory**

The characteristics are given at  $T_A = -40$  to 125 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.







#### **STM32F401xB STM32F401xC Electrical characteristics**

Symbol	<b>Parameter</b>	<b>Conditions</b>	Min <sup>(1)</sup>	<b>Typ</b>	Max <sup>(1)</sup>	<b>Unit</b>
t <sub>prog</sub>	Word programming time	Program/erase parallelism $(PSIZE) = x 8/16/32$		16	$100^{(2)}$	μs
		Program/erase parallelism $(PSIZE) = x 8$		400	800	
ERASE16KB	Sector (16 KB) erase time	Program/erase parallelism $(PSIZE) = x 16$		300	600	ms
		Program/erase parallelism $(PSIZE) = x 32$		250	500	
		Program/erase parallelism $(PSIZE) = x 8$		1200	2400	
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	Program/erase parallelism $(PSIZE) = x 16$		700	1400	ms
		Program/erase parallelism $(PSIZE) = x 32$		550	1100	
		Program/erase parallelism $(PSIZE) = x 8$		2	4	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	Program/erase parallelism $(PSIZE) = x 16$		1.3	2.6	s
		Program/erase parallelism $(PSIZE) = x 32$		1	$\overline{2}$	
		Program/erase parallelism $(PSIZE) = x 8$		4	8	
$t_{ME}$	Mass erase time	Program/erase parallelism $(PSIZE) = x 16$		2.75	5.5	s
		Program/erase parallelism $(PSIZE) = x 32$		2	4	
		32-bit program operation	2.7		3.6	V
V <sub>prog</sub>	Programming voltage	16-bit program operation	2.1		3.6	V
		8-bit program operation	1.7		3.6	V

**Table 45. Flash memory programming**

<span id="page-84-0"></span>1. Guaranteed by characterization.

2. The maximum programming time is measured after 100K erase operations.







Symbol	<b>Parameter</b>	<b>Conditions</b>	Min <sup>(1)</sup>	<b>Typ</b>	Max <sup>(1)</sup>	Unit
V <sub>PP</sub>	V <sub>PP</sub> voltage range				9	
<b>I</b> pp	Minimum current sunk on the $V_{PP}$ pin		10			mA
$t_{VPP}$ <sup>(3)</sup>	Cumulative time during which V <sub>PP</sub> is applied					hour

Table 46. Flash memory programming with V<sub>PP</sub> voltage (continued)

1. Guaranteed by design.

2. The maximum programming time is measured after 100K erase operations.

3. V<sub>PP</sub> should only be connected during programming/erasing.



#### **Table 47. Flash memory endurance and data retention**

1. Guaranteed by design.

<span id="page-85-0"></span>2. Cycling performed over the whole temperature range.

# **6.3.13 EMC characteristics**

Susceptibility tests are performed on a sample basis during device characterization.

#### **Functional EMS (electromagnetic susceptibility)**

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$ through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *[Table 48](#page-86-0)*. They are based on the EMS levels and classes defined in application note AN1709.



<span id="page-86-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	Level/ <b>Class</b>
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, WLCSP49, $T_A$ = +25 °C, $f_{HCI K}$ = 84 MHz, conforms to IEC 61000-4-2	2B
$V_{EFTB}$	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, WLCSP49, $T_A$ = +25 °C, $f_{HCI K}$ = 84 MHz, conforms to IEC 61000-4-4	4A

**Table 48. EMS characteristics for LQFP100 package**

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR\_ON on WLCSP49.

As a consequence, it is recommended to add a serial resistor (1 k $\Omega$  maximum) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

#### **Designing hardened software to avoid noise problems**

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

<span id="page-87-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	<b>Monitored</b> frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ] 25/84 MHz	Unit	
	Peak level	$V_{DD}$ = 3.3 V, T <sub>A</sub> = 25 °C, conforming to IEC61967-2	0.1 to 30 MHz	-6		
			30 to 130 MHz	-6	dBµV	
$S_{EMI}$			130 MHz to 1 GHz	$-10$		
			SAE EMI Level	1.5		

**Table 49. EMI characteristics for WLCSP49**





# **6.3.14 Absolute maximum ratings (electrical sensitivity)**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### **Electrostatic discharge (ESD)**

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device  $(3 \text{ parts} \times (n+1) \text{ supply pins})$ . This test conforms to the JESD22-A114/C101 standard.





1. Guaranteed by characterization.





#### **Static latchup**

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.





# **6.3.15 I/O current injection characteristics**

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### **Functional susceptibilty to I/O current injection**

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in *[Table 53](#page-88-0)*.

<span id="page-88-0"></span>

		<b>Functional susceptibility</b>		
Symbol	<b>Description</b>	<b>Negative</b> injection	<b>Positive</b> injection	Unit
	Injected current on BOOT0 pin	$-0$	<b>NA</b>	
	Injected current on NRST pin	$-0$	<b>NA</b>	
<sup>I</sup> INJ	Injected current on PB3, PB4, PB5, PB6, PB7, PB8, PB9, PC13, PC14, PC15, PH1, PDR ON, PC0, PC1, PC2, PC3, PD1, PD5, PD6, PD7, PE0, PE2, PE3, PE4, PE5, PE6	-0	<b>NA</b>	mA
	Injected current on any other FT pin	$-5$	<b>NA</b>	
	Injected current on any other pins	$-5$	$+5$	

**Table 53. I/O current injection susceptibility(1)**

1. NA = not applicable.



*Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

# <span id="page-89-1"></span>**6.3.16 I/O port characteristics**

#### **General input/output characteristics**

Unless otherwise specified, the parameters given in *[Table 54](#page-89-0)* are derived from tests performed under the conditions summarized in *[Table 14](#page-58-0)*. All I/Os are CMOS and TTL compliant.

<span id="page-89-0"></span>



1. Guaranteed by test in production.



- 2. Guaranteed by design.
- 3. With a minimum of 200 mV.
- 4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to *[Table 53: I/O](#page-88-0)  [current injection susceptibility](#page-88-0)*
- 5. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to *[Table 53: I/O current injection](#page-88-0)  [susceptibility](#page-88-0)*
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- 7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *[Figure 30](#page-90-0)*.

<span id="page-90-0"></span>

**Figure 30. FT I/O input characteristics**

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{\text{OL}}/V_{\text{OH}}$ ) except PC13, PC14 and PC15 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.



In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *[Section 6.2](#page-56-0)*. In particular:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$  plus the maximum Run consumption of the MCU sourced on  $V_{DD}$  cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *[Table 12](#page-57-0)*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see [Table 12](#page-57-0)).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in *[Table 55](#page-91-2)* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table 14](#page-58-0)*. All I/Os are CMOS and TTL compliant.

<span id="page-91-2"></span>



1. The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *[Table 12](#page-57-0)*. and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in [Table 12](#page-57-0) and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed  $I_{VDD}$ .

- <span id="page-91-0"></span>4. Guaranteed by characterization.
- <span id="page-91-1"></span>5. Guaranteed by design.

#### **Input/output AC characteristics**

The definition and values of input/output AC characteristics are given in *[Figure 31](#page-93-0)* and *[Table 56](#page-92-0)*, respectively.

Unless otherwise specified, the parameters given in *[Table 56](#page-92-0)* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table 14](#page-58-0)*.



<span id="page-92-0"></span>

<b>OSPEEDRy</b> $[1:0]$ bit value <sup>(1)</sup>	Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	<b>Typ</b>	Max	Unit
			$C_L$ = 50 pF, $V_{DD} \ge 2.70$ V	$\blacksquare$	$\overline{\phantom{a}}$	4	
		Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DD}$ 2 1.7 V			$\overline{2}$	MHz
	$f_{\text{max(IO)}$ out		$C_L$ = 10 pF, $V_{DD} \ge 2.70$ V			8	
00			$C_L$ = 10 pF, $V_{DD} \ge 1.7$ V	$\overline{\phantom{a}}$		4	
	$t_{f(IO) \text{out}}$ $t_{r(IO)$ out	Output high to low level fall time and output low to high level rise time	$C_1$ = 50 pF, $V_{DD}$ = 1.7 V to 3.6V			100	ns
			$C_L$ = 50 pF, $V_{DD} \ge 2.70$ V	$\blacksquare$	$\overline{a}$	25	
			$C_L$ = 50 pF, $V_{DD} \ge 1.7$ V			12.5	<b>MHz</b>
	$f_{\text{max(IO)}$ out	Maximum frequency <sup>(3)</sup>	$C_L$ = 10 pF, $V_{DD} \ge 2.70$ V	$\overline{\phantom{a}}$		50	
01			$C_1 = 10$ pF, $V_{DD} \ge 1.7$ V	$\overline{\phantom{a}}$		20	
			$C_L$ = 50 pF, $V_{DD} \ge 2.7$ V	$\overline{\phantom{a}}$	$\overline{\phantom{0}}$	10	
	$t_{f(IO) \text{out}}$ $t_{r(IO)$ out	Output high to low level fall time and output low to high level rise time	$C_L$ = 50 pF, $V_{DD} \ge 1.7$ V	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	20	ns
			$C_L$ = 10 pF, $V_{DD} \ge 2.70$ V			6	
			$C_L$ = 10 pF, $V_{DD} \ge 1.7$ V			10	
	$f_{\text{max(IO)}$ out	Maximum frequency <sup>(3)</sup>	$C_L$ = 40 pF, $V_{DD} \ge 2.70$ V	$\overline{\phantom{a}}$	$\overline{a}$	$50^{(4)}$	MHz
			$C_L$ = 40 pF, $V_{DD} \ge 1.7$ V	$\blacksquare$	$\overline{\phantom{0}}$	25	
			$C_L$ = 10 pF, $V_{DD} \ge 2.70$ V	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	$100^{(4)}$	
10			$C_1 = 10$ pF, $V_{DD} \ge 1.7$ V	$\overline{\phantom{a}}$	$\overline{a}$	$50^{(4)}$	
			$C_L$ = 40 pF, $V_{DD} \ge 2.70$ V			6	
	$t_{f(IO) \text{out}}$	Output high to low level fall	$C_L$ = 40 pF, $V_{DD}$ = 1.7 V			10	
	$t_{r(IO)$ out	time and output low to high level rise time	$C_1$ = 10 pF, $V_{DD} \ge 2.70$ V	$\overline{\phantom{a}}$	$\overline{a}$	4	ns
			$C_L$ = 10 pF, $V_{DD}$ 2 1.7 V	$\overline{\phantom{a}}$	$\overline{\phantom{0}}$	6	
			$C_L$ = 30 pF, $V_{DD} \ge 2.70$ V	$\blacksquare$	$\overline{\phantom{0}}$	$100^{(4)}$	
		Maximum frequency <sup>(3)</sup>	$C_L$ = 30 pF, $V_{DD}$ ≥ 1.7 V			$50^{(4)}$	<b>MHz</b>
	$F_{\text{max(IO)}\text{out}}$		$C_L$ = 10 pF, $V_{DD} \ge 2.70$ V			$180^{(4)}$	
11			$C_L$ = 10 pF, $V_{DD}$ = 1.7 V			$100^{(4)}$	
			$C_L$ = 30 pF, $V_{DD} \ge 2.70$ V	$\blacksquare$	$\overline{\phantom{0}}$	4	ns
	$t_{f(IO) \text{out}}$	Output high to low level fall	$C_1$ = 30 pF, $V_{DD} \ge 1.7$ V	$\blacksquare$	$\blacksquare$	6	
	$t_{r(IO)$ out	time and output low to high level rise time	$C_1$ = 10 pF, $V_{DD} \ge 2.70$ V	$\blacksquare$	$\qquad \qquad -$	2.5	
			$C_1$ = 10 pF, $V_{DD} \ge 1.7$ V	$\overline{\phantom{a}}$	$\overline{\phantom{a}}$	4	
	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10			ns

**Table 56. I/O AC characteristics(1)(2)**



- 1. Guaranteed by characterization.
- 2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.
- 3. The maximum frequency is defined in *[Figure 31](#page-93-0)*.
- 4. For maximum frequencies above 50 MHz and  $V_{DD}$  > 2.4 V, the compensation cell should be used.

<span id="page-93-0"></span>

#### **Figure 31. I/O AC characteristics definition**

### **6.3.17 NRST pin characteristics**

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *[Table 54](#page-89-0)*).

Unless otherwise specified, the parameters given in *[Table 57](#page-93-2)* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *[Table 14](#page-58-0)*. Refer to *[Table 54: I/O static characteristics](#page-89-0)* for the values of VIH and VIL for NRST pin.



<span id="page-93-2"></span>

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

<span id="page-93-1"></span>2. Guaranteed by design.



**Figure 32. Recommended NRST pin protection**

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- 3. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in [Table 57](#page-93-2). Otherwise the reset is not taken into account by the device.

### **6.3.18 TIM timer characteristics**

The parameters given in *[Table 58](#page-94-0)* are guaranteed by design.

Refer to *[Section 6.3.16: I/O port characteristics](#page-89-1)* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

<span id="page-94-0"></span>

Symbol	<b>Parameter</b>	Conditions $(3)$	<b>Min</b>	<b>Max</b>	Unit
$t_{res(TIM)}$	Timer resolution time	AHB/APBx prescaler=1			<sup>t</sup> TIMxCLK
		or 2 or 4, $f_{\text{TIMxCLK}}$ = 84 MHz	11.9		ns
		AHB/APBx prescaler>4,	1		<sup>t</sup> TIMxCLK
		$f_{TIMXCLK}$ = 84 MHz	11.9		ns
$f_{EXT}$	Timer external clock frequency on CH1 to CH4		$\Omega$	$f_{\text{TIMxCLK}}/2$	<b>MHz</b>
		$f_{\text{TIMxCLK}} = 84 \text{ MHz}$	$\Omega$	42	<b>MHz</b>
$\mathsf{Res}_{\mathsf{TIM}}$	Timer resolution			16/32	bit
<sup>t</sup> COUNTER	16-bit counter clock period when internal clock is selected	$f_{\text{TIMxCLK}}$ = 84 MHz	0.0119	780	μs
<sup>I</sup> MAX_COUNT	Maximum possible count with 32-bit counter			65536 × 65536	<sup>t</sup> TIMxCLK
		$f_{\text{TIMxCLK}}$ = 84 MHz		51.1	S

**Table 58. TIMx characteristics(1)(2)**

1. TIMx is used as a general term to refer to the TIM1 to TIM11 timers.

2. Guaranteed by design.

3. The maximum timer frequency on APB1 is 42 MHz and on APB2 is up to 84 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK >= 4x PCLKx.



# **6.3.19 Communications interfaces**

# **I 2 C interface characteristics**

The I<sub>2</sub>C interface meets the requirements of the standard  $I<sup>2</sup>C$  communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present.

The I2C characteristics are described in *Table59*. Refer also to *[Section 6.3.16: I/O port](#page-89-1)  [characteristics](#page-89-1)* for more details on the input/output alternate function characteristics (SDA and SCL).

The  $I^2C$  bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400 kHz). The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.



#### **Table 59. I2C characteristics**

1. Guaranteed by design.

2.  $f_{PCLK1}$  must be at least 2 MHz to achieve standard mode  $I^2C$  frequencies. It must be at least 4 MHz to achieve fast mode  $I^2C$  frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum  $I^2C$  fast mode cl

3. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

<span id="page-95-0"></span>4. The minimum width of the spikes filtered by the analog filter is above  $t_{\text{SP}}$  (max).







- 1.  $R<sub>S</sub>$  = series protection resistor.
- 2.  $R_P$  = external pull-up resistor.
- 3.  $V_{DD-12C}$  is the I2C bus power supply.



# Table 60. SCL frequency ( $f_{PCLK1}$ = 42 MHz,  $V_{DD} = V_{DD-12C} = 3.3 V(1)(2)$

1.  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed

2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm$ 5%. For other speed ranges, the tolerance on the achieved speed is  $\pm$ 2%. These variations depend on the accuracy of the external components use



<span id="page-97-0"></span> $\mathsf{r}$ 

 $\top$ 

 $\mathsf T$ 

٦

Т

#### **SPI interface characteristics**

Unless otherwise specified, the parameters given in *[Table 61](#page-97-0)* for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCl,Kx}$  frequency and  $V_{DD}$ supply voltage conditions summarized in **[Table 14](#page-58-0)**, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 10

T

- Capacitive load  $C = 30$  pF
- Measurement points are done at CMOS levels:  $0.5V<sub>DD</sub>$

Refer to *[Section 6.3.16: I/O port characteristics](#page-89-1)* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).







.							
<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>		<b>Typ</b>	Max	Unit	
$I_{V(MO)}$	Data output valid time	Master mode (after enable edge)	-			ns	
I <sub>h(MO)</sub>	Data output hold time	Master mode (after enable edge)				ns	

**Table 61. SPI dynamic characteristics(1) (continued)**

1. Guaranteed by characterization.

2. Maximum frequency in Slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI commun



**Figure 34. SPI timing diagram - slave mode and CPHA = 0**





57



**Figure 36. SPI timing diagram - master mode(1)**



# **I 2S interface characteristics**

Unless otherwise specified, the parameters given in *[Table 62](#page-100-0)* for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$ supply voltage conditions summarized in *[Table 14](#page-58-0)*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load  $C = 30$  pF
- Measurement points are done at CMOS levels:  $0.5V<sub>DD</sub>$

Refer to *[Section 6.3.16: I/O port characteristics](#page-89-1)* for more details on the input/output alternate function characteristics (CK, SD, WS).

<span id="page-100-0"></span>



1. Guaranteed by characterization.

2. The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).

*Note: Refer to the I2S section of the reference manual for more details on the sampling frequency*   $(F_S)$ .

> *f<sub>MCK</sub>, f<sub>CK</sub>, and D<sub>CK</sub> values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.* D<sub>CK</sub> depends mainly *on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD). FS maximum value is supported for each mode/condition.*





**Figure 37. I2S slave timing diagram (Philips protocol)(1)**

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



# **Figure 38. I2S master timing diagram (Philips protocol)(1)**

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



### **USB OTG full speed (FS) characteristics**

This interface is present in USB OTG FS controller.



#### **Table 63. USB OTG FS startup time**

1. Guaranteed by design.



#### **Table 64. USB OTG FS DC electrical characteristics**

1. All the voltages are measured from the local ground potential.

2. The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V<sub>DD</sub> voltage range.

3. Guaranteed by design.

 $4.$  R<sub>i</sub> is the load connected on the USB OTG FS drivers.

*Note: When VBUS sensing feature is enabled, PA9 should be left at their default state (floating input), not as alternate function. A typical 200 µA current consumption of the embedded sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.*





#### **Figure 39. USB OTG FS timings: definition of data signal rise and fall time**

# **Table 65. USB OTG FS electrical characteristics(1)**



1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

# **6.3.20 12-bit ADC characteristics**

Unless otherwise specified, the parameters given in *[Table 66](#page-103-0)* are derived from tests performed under the ambient temperature,  $f_{\sf PCLK2}$  frequency and  $\mathsf{V}_{\sf DDA}$  supply voltage conditions summarized in *[Table 14](#page-58-0)*.

<span id="page-103-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	<b>Typ</b>	Max	Unit
V <sub>DDA</sub>	Power supply		$1.7^{(1)}$		3.6	
$V_{REF+}$	Positive reference voltage	$V_{DDA} - V_{REF+}$ < 1.2 V	$1.7^{(1)}$		$V_{DDA}$	$\vee$
$V_{REF}$	Negative reference voltage			$\Omega$		
$f_{ADC}$	ADC clock frequency	$V_{DDA}$ = 1.7 <sup>(1)</sup> to 2.4 V	0.6	15	18	<b>MHz</b>
		$V_{DDA}$ = 2.4 to 3.6 V	0.6	30	36	<b>MHz</b>
$f_{TRIG}^{(2)}$	External trigger frequency	$f_{ADC}$ = 30 MHz, 12-bit resolution		-	1764	kHz
					17	$1/f_{ADC}$
<b>V<sub>AIN</sub></b>	Conversion voltage range $(3)$		$0$ ( $V_{SSA}$ or $V_{REF}$ . tied to ground)		$V_{REF+}$	$\vee$
$R_{\text{AIN}}^{(2)}$	External input impedance	See Equation 1 for details			50	$\kappa\Omega$
$R_{ADC}^{(2)(4)}$	Sampling switch resistance				6	$\kappa\Omega$

**Table 66. ADC characteristics**



#### **STM32F401xB STM32F401xC Electrical characteristics**



#### **Table 66. ADC characteristics (continued)**

1. VDDA minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to *[Section 3.14.2:](#page-18-0)  [Internal reset OFF](#page-18-0)*).

<span id="page-104-0"></span>2. Guaranteed by characterization.

3.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

4. R<sub>ADC</sub> maximum value is given for  $V_{DD}$ =1.7 V, and minimum value for  $V_{DD}$ =3.3 V.

5. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *[Table 66](#page-103-0)*.



#### **Equation 1: RAIN max formula**

$$
R_{\text{AIN}} = \frac{(k - 0.5)}{f_{\text{ADC}} \times C_{\text{ADC}} \times \ln(2^{N+2})} - R_{\text{ADC}}
$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB.  $N = 12$  (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.





1. Guaranteed by characterization.

<span id="page-105-0"></span>

Symbol	<b>Parameter</b>	<b>Test conditions</b>	Typ	Max <sup>(1)</sup>	Unit	
EТ	Total unadjusted error		±2	±5		
EO	Offset error	$f_{ADC}$ = 30 MHz, $R_{\text{AlN}}$ < 10 k $\Omega$	±1.5	±2.5		
EG	Gain error	$V_{DDA}$ = 2.4 to 3.6 V,	±1.5	±3	LSB	
<b>ED</b>	Differential linearity error	$V_{REF}$ = 1.7 to 3.6 V, $V_{DDA} - V_{REF}$ < 1.2 V	±1	±2		
EL	Integral linearity error		±1.5	±3		

Table 68. ADC accuracy at  $f_{ADC}$  = 30 MHz

1. Guaranteed by characterization.





1. Guaranteed by characterization.



Symbol	<b>Parameter</b>	<b>Test conditions</b>	Min	Typ	Max	Unit
<b>ENOB</b>	Effective number of bits	$f_{ADC}$ =18 MHz $V_{DDA} = V_{REF+} = 1.7 V$ Input Frequency = 20 KHz Temperature = $25 °C$	10.3	10.4		bits
<b>SINAD</b>	Signal-to-noise and distortion ratio		64	64.2		
<b>SNR</b>	Signal-to-noise ratio		64	65		dB
THD	Total harmonic distortion		$-67$	$-72$		

Table 70. ADC dynamic accuracy at f<sub>ADC</sub> = 18 MHz - limited test conditions<sup>(1)</sup>

1. Guaranteed by characterization.





1. Guaranteed by characterization.

*Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

> Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in *[Section 6.3.16](#page-89-1)* does not affect the ADC accuracy.







- 1. See also *[Table 68](#page-105-0)*.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- 4. End point correlation line.

5.  $E_T$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.<br>EO = Offset Error: deviation between the first actual transition and the first ideal one.

EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.

EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.





- 1. Refer to *[Table 66](#page-103-0)* for the values of R<sub>AIN</sub>, R<sub>ADC</sub> and C<sub>ADC</sub>.
- 2.  $C_{\text{parasitic}}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high C<sub>parasitic</sub> value downgrades conversion accuracy. To remedy this,  $f_{\text$


### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *[Figure 42](#page-108-0)* or *[Figure 43](#page-109-0)*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.



<span id="page-108-0"></span>

1.  $V_{REF+}$  and  $V_{REF}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .



<span id="page-109-0"></span>

Figure 43. Power supply and reference decoupling (V<sub>REF+</sub> connected to V<sub>DDA</sub>)

1.  $V_{REF+}$  and  $V_{REF}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

## **6.3.21 Temperature sensor characteristics**





<span id="page-109-1"></span>1. Guaranteed by characterization.

2. Guaranteed by design.







## **6.3.22** V<sub>BAT</sub> monitoring characteristics

Symbol	<b>Parameter</b>	Min	Typ	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>		50		KΩ
Q	Ratio on $V_{BAT}$ measurement		4		
Er <sup>(1)</sup>	Error on Q	$-$	$\overline{\phantom{0}}$	$+1$	$\%$
$T_{S_v\text{vbat}}^{(2)(2)}$	ADC sampling time when reading the $V_{BAT}$ mV accuracy	5			μs

Table 74. V<sub>BAT</sub> monitoring characteristics

1. Guaranteed by design.

2. Shortest sampling time can be determined in the application by multiple iterations.

### **6.3.23 Embedded reference voltage**

The parameters given in *[Table 75](#page-110-0)* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *[Table 14](#page-58-0)*.

<span id="page-110-0"></span>

Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Typ	Max	<b>Unit</b>
V <sub>REFINT</sub>	Internal reference voltage	$-40 °C < T_A < + 125 °C$		1.21	1.24	V
$T_{\rm S\_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage		10			μs
$V_{\text{RERINT}_s}^{(2)}$	Internal reference voltage spread over the $V_{DD} = 3V \pm 10mV$ temperature range			3	5	mV
${\tt T}_{\rm Coeff}^{(2)}$	Temperature coefficient			30	50	ppm/°C
$t_{\text{STAT}}^{(2)}$	Startup time			6	10	μs

**Table 75. Embedded internal reference voltage**

1. Shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design.

### **Table 76. Internal reference voltage calibration values**



### **6.3.24 SD/SDIO MMC card host interface (SDIO) characteristics**

Unless otherwise specified, the parameters given in *[Table 77](#page-111-0)* for the SDIO/MMC interface are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DD}$ supply voltage conditions summarized in **[Table 14](#page-58-0)**, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load  $C = 30$  pF
- Measurement points are done at CMOS levels:  $0.5V<sub>DD</sub>$



Refer to *[Section 6.3.16: I/O port characteristics](#page-89-0)* for more details on the input/output characteristics.





### **Figure 45. SD default mode**



# **Table 77. Dynamic characteristics: SD / MMC characteristics(1)(2)**

<span id="page-111-0"></span>





# **Table 77. Dynamic characteristics: SD / MMC characteristics(1)(2) (continued)**

1. Guaranteed by characterization results.

2.  $V_{DD} = 2.7$  to 3.6 V.

## **6.3.25 RTC characteristics**

### **Table 78. RTC characteristics**





# **7 Package information**

<span id="page-113-0"></span>In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *[www.st.com](http://www.st.com)*. ECOPACK is an ST trademark.

# **7.1 WLCSP49 package information**

 $e<sub>1</sub>$ //|bbb|Z & A1 ball location 7 | 1 <u>A</u> ∩  $\cap$ ◯ ◯ OQOOO ∩  $\dot{\Omega}$ Detail A  $O O \oplus O O O$ O n AA<del>A</del>AAA  $e2$  E OOOOOO - e 0000000 MOOA ∩  $\bigcirc$ G A E A2 Bump side Side view A3 Front view **Bump**  $\overline{D}$  $-$ A1  $\boxed{\triangle}$  eee  $\boxed{\mathsf{Z}}$  $\overline{z}$ B Seating plane % ØcccMZXY Note 1 Ф Øddd@Z Detail A<br>(cotated 90 °) A1 orientation reference Note<sub>2</sub>  $\bigcirc$  aga (4X) Wafer back side A0VA\_ME\_V1

<span id="page-113-1"></span>**Figure 46. WLCSP49 - 49-ball, 2.965 x 2.965 mm, 0.4 mm pitch wafer level chip scale package outline**

1. Drawing is not to scale.

114/[139](#page-138-0) DS9716 Rev 11





### **Table 79. WLCSP49 - 49-ball, 2.965 x 2.965 mm, 0.4 mm pitch wafer level chip scale package mechanical data**

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

### <span id="page-114-0"></span>**Figure 47. WLCSP49 - 49-ball, 2.999 mm, 0.4 mm pitch wafer level chip scale recommended footprint**





<b>Dimension</b>	<b>Recommended values</b>
Pitch	$0.4$ mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 µm min. (for 260 µm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

<span id="page-115-0"></span>**Table 80. WLCSP49 recommended PCB design rules (0.4 mm pitch)**

### <span id="page-115-1"></span>**Device marking for WLCSP49**

The following figure gives an example of topside marking orientation versus ball A1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



<span id="page-115-3"></span>**Figure 48. WLCSP49 marking example (package top view)**

<span id="page-115-2"></span>1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified<br>and therefore not approved for use in production. ST is not responsible for any consequences resulting<br>from such production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **7.2 UFQFPN48 package information**

**Figure 49. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline**



1. Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

### **Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data**





### **Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data (continued)**



1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are in millimeters.



### <span id="page-118-0"></span>**Device marking for UFQFPN48**

The following figure gives an example of topside marking orientation versus pin 1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



<span id="page-118-2"></span>

<span id="page-118-1"></span>1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified<br>and therefore not approved for use in production. ST is not responsible for any consequences resulting<br>from such production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **7.3 LQFP64 package information**

**Figure 52. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline**



1. Drawing is not to scale.

<span id="page-119-0"></span>







### **Table 82. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)**

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



### <span id="page-121-0"></span>**Device marking for LQFP64**

The following figures give examples of topside marking orientation versus pin 1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



<span id="page-121-2"></span>

<span id="page-121-1"></span>1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.





**Figure 55. LQFP64 marking example (package top view)** 

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified<br>and therefore not approved for use in production. ST is not responsible for any consequences resulting<br>from such production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **7.4 LQFP100 package information**





1. Drawing is not to scale.





### **Table 83. LQPF100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data**

1. Values in inches are converted from mm and rounded to 4 decimal digits.







1. Dimensions are in millimeters.



### <span id="page-126-0"></span>**Device marking for LQFP100**

The following figure gives an example of topside marking orientation versus pin 1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



<span id="page-126-2"></span>

<span id="page-126-1"></span>1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **7.5 UFBGA100 package information**

**Figure 59. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline**



1. Drawing is not to scale.

### **Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data**





Г

 $\overline{\phantom{a}}$ 

### **Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)**



1. Values in inches are converted from mm and rounded to 4 decimal digits.

## **Figure 60. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array**

### **package recommended footprint**  $\frac{1}{2}$



### **Table 85. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)**





### <span id="page-129-0"></span>**Device marking for UFBGA100**

The following figure gives an example of topside marking orientation versus ball A1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.



<span id="page-129-2"></span>

<span id="page-129-1"></span>1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



## **7.6 Thermal characteristics**

The maximum chip junction temperature  $(T_J$ max) must never exceed the values given in *[Table 14: General operating conditions on page 59](#page-58-1)*.

The maximum chip-junction temperature,  $T_{\text{J}}$  max., in degrees Celsius, may be calculated using the following equation:

T<sub>J</sub> max = T<sub>A</sub> max + (PD max x  $\Theta$ <sub>JA</sub>)

Where:

- $T_A$  max is the maximum ambient temperature in  ${}^{\circ}C$ ,
- $\Theta_{IA}$  is the package junction-to-ambient thermal resistance, in  $\degree$  C/W,
- PD max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (PD max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- $P_{INT}$  max is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

 $P_{U\Omega}$  max represents the maximum power dissipation on output pins where:

 $P_{1/0}$  max =  $\Sigma$  (V<sub>OL</sub> × I<sub>OL</sub>) +  $\Sigma$ ((V<sub>DD</sub> – V<sub>OH</sub>) × I<sub>OH</sub>),

taking into account the actual  $V_{\text{OL}}$  /  $I_{\text{OL}}$  and  $V_{\text{OH}}$  /  $I_{\text{OH}}$  of the I/Os at low and high level in the application.



### <span id="page-130-0"></span>**Table 86. Package thermal characteristics**

### **7.6.1 Reference document**

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



# **8 Ordering information**

<span id="page-131-0"></span>

TR = tape and reel

TT = tape and reel for WLCSP as per PCN9547 $(1)$ 

No character = tray or tube

1. To get this document contact your nearest ST Sales Office.



# **9 Revision history**









### **Table 87. Document revision history (continued)**















## **STM32F401xB STM32F401xC Revision history**







Date	<b>Revision</b>	<b>Changes</b>
09-May-2017	8	Updated: - Note 1. in Figure 48: WLCSP49 marking example (package top view) - Note 1. in Figure 51: UFQFPN48 marking example (package top view) - Note 1. in Figure 54: LQFP64 marking example (package top view) - Note 1. in Figure 58: LQPF100 marking example (package top view) - Note 1. in Figure 61: UFBGA100 marking example (package top view) - Table 87: Ordering information scheme
30-Aug-2017	9	Updated: - Table 82: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data
15-Dec-2017	10	Updated: - Table 2: STM32F401xB/C features and peripheral counts - Table 20: Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - VDD $= 1.8 V$ - Table 27: Typical and maximum current consumptions in Stop mode $-VDD = 1.8 V$ - Table 29: Typical and maximum current consumption in Standby mode - VDD= 1.8 V - Table 30: Typical and maximum current consumption in Standby $mode - VDD = 3.3 V$ - Table 54: I/O static characteristics
11 11-Apr-2019		Updated Section 1: Introduction, Device marking for WLCSP49, Device marking for UFQFPN48, Device marking for LQFP64, Device marking for LQFP100 and Device marking for UFBGA100. Updated Table 15: Features depending on the operating power supply range. Updated Figure 6: PDR_ON control with internal reset OFF and Figure 30: FT I/O input characteristics. Added Figure 54: LQFP64 marking example (package top view). Minor text edits across the whole document.

**Table 87. Document revision history (continued)**



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved



<span id="page-138-0"></span>DS9716 Rev 11 139/139



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



### **Как с нами связаться**

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru) **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.