

140V CMOS Rail-to-Rail Output, Picoamp Input Current Op Amp

FEATURES

- Supply Range: $\pm 4.75\text{V}$ to $\pm 70\text{V}$ (140V)
- 0.1Hz to 10Hz Noise: $3.5\mu\text{V}_{\text{p-p}}$
- Input Bias Current: 50pA
- Low Offset Voltage: 1.6mV Maximum
- Rail-to-Rail Output Stage
- Output Sink and Source 10mA
- 10MHz Gain Bandwidth Product
- 19V/ μs Slew Rate
- 11nV/ $\sqrt{\text{Hz}}$ Noise Density
- Thermal Shutdown
- Available in Thermally Enhanced SOIC-8E or TSSOP-16E Packages

APPLICATIONS

- ATE
- Piezo Drivers
- Photodiode Amplifier
- High Voltage Regulators
- Optical Networking

DESCRIPTION

The LTC[®]6090 is a high voltage precision operational amplifier. The low noise, low bias current input stage is ideal for high gain configurations. The LTC6090 has low input offset voltage, a rail-to-rail output stage, and can be run from a single 140V or split $\pm 70\text{V}$ supplies.

The LTC6090 is internally protected against overtemperature conditions. A thermal warning output, TFLAG, goes active when the die temperature approaches 150°C . The output stage can be turned off with the output disable pin $\overline{\text{OD}}$. By tying the $\overline{\text{OD}}$ pin to the thermal warning output, the part will disable the output stage when it is out of the safe operating area. These pins easily interface to any logic family.


The LTC6090 is unity gain stable with up to a 200pF output capacitor. A wide input and output common mode range along with many features makes the LTC6090 useful for many high voltage applications.

The LTC6090 is available in an 8-lead SO and 16-lead TSSOP with exposed pad for low thermal resistance.


LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

High Voltage DAC Buffer Application



140V_{p-p} Sine Wave Output





ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V^+ to V^-)	150V
COM	V^- to V^+
Input Voltage	
\overline{OD}	V^- to $V^+ + 0.3V$
$+IN$, $-IN$	$V^- - 0.3V$ to $V^+ + 0.3V$
\overline{OD} to COM	0V to 6V
Input Current	
$+IN$, $-IN$	$\pm 10mA$
TFLAG Output	
TFLAG	$V^- - 0.3V$ to $V^+ + 0.3V$
TFLAG to COM	$-0.3V$ to 6V

Output Current	
OUT Short-Circuit Duration (Note 2)	Indefinite
Operating Junction Temperature Range	
(Note 3)	$-40^\circ C$ to $125^\circ C$
Specified Junction Temperature Range (Note 4)	
LTC6090C	$0^\circ C$ to $70^\circ C$
LTC6090I	$-40^\circ C$ to $85^\circ C$
LTC6090H	$-40^\circ C$ to $125^\circ C$
Junction Temperature (Note 5)	$150^\circ C$
Storage Temperature Range	$-65^\circ C$ to $150^\circ C$
Lead Temperature (Soldering, 10 sec)	$300^\circ C$

ESD Sensitive: The input pins ($+IN$ and $-IN$) to this device are sensitive to ESD. Any ESD of 250V (HBM) or greater may result in elevated input bias current. Please use proper precautionary measures to avoid electrical damage.

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	JUNCTION TEMPERATURE RANGE
LTC6090CS8E#PBF	LTC6090CS8E#TRPBF	6090	8-Lead Plastic SO	0°C to 70°C
LTC6090IS8E#PBF	LTC6090IS8E#TRPBF	6090	8-Lead Plastic SO	-40°C to 85°C
LTC6090HS8E#PBF	LTC6090HS8E#TRPBF	6090	8-Lead Plastic SO	-40°C to 125°C
LTC6090CFE#PBF	LTC6090CFE#TRPBF	6090FE	16-Lead Plastic TSSOP	0°C to 70°C
LTC6090IFE#PBF	LTC6090IFE#TRPBF	6090FE	16-Lead Plastic TSSOP	-40°C to 85°C
LTC6090HFE#PBF	LTC6090HFE#TRPBF	6090FE	16-Lead Plastic TSSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^\circ\text{C}$. Test conditions are $V^+ = 70\text{V}$, $V^- = -70\text{V}$, $V_{CM} = V_{OUT} = 0\text{V}$, $V_{DD} = \text{Open}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		C-, I-SUFFIXES			H-SUFFIX			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OS}	Input Offset Voltage		●		± 330	± 1000		± 330	± 1000	μV
					± 330	± 1600		± 330	± 1600	μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift		●		4			4		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current (Note 6)	Supply Voltage = $\pm 70\text{V}$ Supply Voltage = $\pm 15\text{V}$ Supply Voltage = $\pm 15\text{V}$	●		3 3	50		3 3	800	pA pA pA
I_{OS}	Input Offset Current (Note 6)	Supply Voltage = $\pm 15\text{V}$	●		0.5	30		0.5	120	pA pA
e_n	Input Noise Voltage Density	$f = 1\text{kHz}$ $f = 10\text{kHz}$			14 11			14 11		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
	Input Noise Voltage	0.1Hz to 10Hz			3.5			3.5		μV_{P-P}
i_n	Input Noise Current Density				1			1		$\text{fA}/\sqrt{\text{Hz}}$
V_{CM}	Input Common Mode Range	Guaranteed by CMRR	●	$V^- + 3\text{V}$	± 68	$V^+ - 3\text{V}$	$V^- + 3\text{V}$	± 68	$V^+ - 3\text{V}$	V V
C_{IN}	Common Mode Input Capacitance				9			9		pF
C_{DIFF}	Differential Input Capacitance				5			5		pF
CMRR	Common Mode Rejection Ratio	$V_{CM} = -67\text{V}$ to 67V	●	105 100	125		105 100	125		dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.75\text{V}$ to $\pm 70\text{V}$	●	105 100	118		105 100	118		dB dB
V_{OUT}	Output Voltage Swing High (Referred to V^+)	No Load $I_{SOURCE} = 1\text{mA}$ $I_{SOURCE} = 10\text{mA}$	● ● ●		25 100 750	50 200 1500		25 100 750	50 200 1500	mV mV mV
	Output Voltage Swing Low (Referred to V^-)	No Load $I_{SINK} = 1\text{mA}$ $I_{SINK} = 10\text{mA}$	● ● ●		10 40 250	25 80 600		10 40 250	25 80 600	mV mV mV
A_{VOL}	Large-Signal Voltage Gain	$R_L = 10\text{k}$, V_{OUT} from -60V to 60V	●	500 400	12000		500 400	12000		V/mV V/mV

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^\circ\text{C}$. Test conditions are $V^+ = 70\text{V}$, $V^- = -70\text{V}$, $V_{\text{CM}} = V_{\text{OUT}} = 0\text{V}$, $V_{\text{OD}} = \text{Open}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		C-, I-SUFFIXES			H-SUFFIX			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
I_{SC}	Output Short-Circuit Current (Source and Sink)	Supply Voltage = $\pm 70\text{V}$ Supply Voltage = $\pm 15\text{V}$	●	15	50		15	50		mA mA
SR	Slew Rate	$A_V = -2$, $R_L = 10\text{k}$	●	8	19		8	19		V/ μs V/ μs
GBW	Gain-Bandwidth Product	$f_{\text{TEST}} = 20\text{kHz}$, $R_L = 10\text{k}$	●	5	10		4	10		MHz MHz
Φ_M	Phase Margin	$R_L = 10\text{k}$, $C_L = 50\text{pF}$			52			52		Deg
FPBW	Full Power Bandwidth	$V_O = 125\text{V}_{\text{P-P}}$	●	25 20			25 20			kHz kHz
t_s	Settling Time 0.1%	$V_{\text{STEP}} = 1\text{V}$, $A_V = 1$, $R_L = 10\text{k}$			2			2		μs
I_S	Supply Current	No Load	●		2.7 3.9 4.2			2.7 3.9 4.5		mA mA
V_S	Supply Voltage Range	Guaranteed by the PSRR Test	●	9.5		140	9.5		140	V
$\overline{\text{OD}}_{\text{H}}$ $\overline{\text{OD}}_{\text{L}}$	$\overline{\text{OD}}$ Pin Voltage, Referenced to COM Pin	V_{IH} V_{IL}	● ●	COM+2.5V COM+0.65V			COM+2.5V COM+0.65V			V V
	Amplifier DC Output Impedance, Disabled	DC, $\overline{\text{OD}} = \text{COM}$			450			450		k Ω
COM_{CM}	COM Pin Voltage Range		●	V^-		$V^+ - 5$	V^-		$V^+ - 5$	V
COM_V	COM Pin Open Circuit Voltage		●	20	21	22.5	20	21	22.5	V
COM_R	COM Pin Resistance		●	500	665	850	500	665	850	k Ω
TEMP_F	Die Temperature Where $\overline{\text{TFLAG}}$ Is Active		●		145			145		$^\circ\text{C}$
TEMP_{HYS}	$\overline{\text{TFLAG}}$ Output Hysteresis		●		5			5		$^\circ\text{C}$
I_{TFLAG}	$\overline{\text{TFLAG}}$ Pull-Down Current	$\overline{\text{TFLAG}}$ Output Voltage = 0V	●	70	120	170	70	120	170	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.










Note 3: The LTC6090C/LTC6090I are guaranteed functional over the operating junction temperature range -40°C to 85°C . The LTC6090H is guaranteed functional over the operating junction temperature range -40°C to 125°C . Specifying the junction temperature range as an operating condition is applicable for devices with potentially significant quiescent power dissipation.

Note 4: The LTC6090C is guaranteed to meet specified performance from 0°C to 70°C . The LTC6090C is designed, characterized, and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. The LTC6090I is guaranteed to meet specified performance from -40°C to 85°C . The LTC6090H is guaranteed to meet specified performance from -40°C to 125°C .

Note 5: This device includes over temperature protection that is intended to protect the device during momentary overload conditions. Operation above the specified maximum operating junction temperature is not recommended.


Note 6: Input bias and offset current is production tested with $\pm 15\text{V}$ supplies. See Typical Performance Characteristics curves of actual typical performance over full supply range.

TYPICAL PERFORMANCE CHARACTERISTICS


 A_{VOL} and Phase vs Frequency**CMRR vs Frequency****PSRR vs Frequency** **V_{OS} Distribution****Offset Voltage Drift****Offset Voltage vs Common Mode Voltage****Supply Current vs Supply Voltage****Supply Current vs Temperature****Output Disable Supply Current vs Supply Voltage**

TYPICAL PERFORMANCE CHARACTERISTICS


Voltage Noise vs Frequency




0.1Hz to 10Hz Voltage Noise




Large Signal Transient Response




Small Signal Transient Response




Output Impedance vs Frequency




Output Impedance vs Frequency with Output Disabled (OD = COM)




Output Disable Response Time









Settling Time




Input Bias Current vs Temperature




TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias Current
vs Common Mode VoltageInput Bias Current
vs Common Mode VoltageOutput Voltage Swing
vs Load Current, ±15VOutput Voltage Swing
vs Load Current, ±40VOutput Voltage Swing
vs Load Current, ±70VOutput Voltage Swing
vs Frequency


Distortion vs Frequency






Frequency Response, AV = +1



Frequency Response, AV = +10



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS (S8E/FE)

COM (Pin 1/Pin 1): COM Pin is used to interface \overline{OD} and \overline{TFLAG} pins to voltage control circuits. Tie this pin to the low voltage ground, or let it float.

-IN (Pin 2/Pin 4): Inverting Input Pin. Input common mode range is $V^- + 3V$ to $V^+ - 3V$. Do not exceed absolute maximum voltage range.

+IN (Pin 3/Pin 5): Noninverting Input Pin. Input common mode range is $V^- + 3V$ to $V^+ - 3V$. Do not exceed absolute maximum voltage range.

V^- (Pin 4, Exposed Pad Pin 9/Pin 8, Exposed Pad Pin 17): Negative Supply Pin. Connect to V^- Only. To achieve low thermal resistance connect this pin to the V^- power plane. The V^- power plane connection removes heat from the device and should be electrically isolated from all other power planes.

\overline{TFLAG} (Pins 5, 9/Pins 9, 17): Temperature Flag Pin. The \overline{TFLAG} pin is an open drain output that sinks current when the die temperature exceeds 145°C.


OUT (Pin 6/Pin 12): Output Pin. If this rail-to-rail output goes below V^- , the ESD protection diode will forward bias. If OUT goes above V^+ , then output device diodes will forward bias. Avoid forward biasing the diodes on the OUT pin. Excessive current can cause damage.

V^+ (Pin 7/Pin 14): Positive Supply Pin.

\overline{OD} (Pin 8/Pin 16): Output Disable Pin. Active low input disables the output stage. If left open, an internal pull-up resistor enables the amplifier. Input voltage levels are referred to the COM pin.

GUARD (NA/Pins 2, 3, 6, 7, 10, 11, 13, 15): Guard pins increase clearance and creepage between other pins. Pins 3 and 6 can be used to build guard rings around the inputs.

BLOCK DIAGRAM



APPLICATIONS INFORMATION

General

The LTC6090 high voltage operational amplifier is designed in a Linear Technology proprietary process enabling a rail-to-rail output stage with a 140V supply while maintaining precision, low offset, and low noise.

Power Supply

The LTC6090 works off single or split supplies. Split supplies can be balanced or unbalanced. For example, two $\pm 70\text{V}$ supplies can be used, or a 100V and -40V supply can be used. For single supply applications place a high quality surface mount ceramic 0.1 μF bypass capacitor between the supply pins close to the part. For dual supply applications use two high quality surface mount ceramic capacitors between V^+ to ground, and V^- to ground located close to the part. When using split supplies, supply sequencing does not cause problems.

Input Protection

As shown in the block diagram, the LTC6090 has a comprehensive protection network to prevent damage to the input devices. The current limiting resistors and back to back diodes are to keep the inputs from being driven apart. The voltage-current relationship combines exponential and resistive until the voltage difference between the pins reach 12V.

At that point the Zeners turn on. Additional current into the pins will snap back the input differential voltage to 9V. In the event of an ESD strike between an input and V^- , the voltage clamps and ESD device fire providing a current path to V^- protecting the input devices.

The input pin protection is designed to protect against momentary ESD events. A repetitive large fast input swing ($>5.5\text{V}$ and $<20\text{ns}$ rise time) will cause repeated stress on the MOSFET input devices. When in such an application, anti-parallel diodes (1N4148) should be connected between the inputs to limit the swing.

Output Range

To get full benefit of the output drive, the feedback resistor should be chosen carefully. Consider an amplifier with $A_V = -50$ and a 5k feedback resistor. A 1V input will cause the output to rise to 50V. Since $+IN$ is at the same potential as $-IN$, a current of 10mA will flow through the feedback resistor limiting the ability of the amplifier to drive a load. A better choice is a 50k feedback resistor reducing the current in the feedback resistor to 1mA.

Interfacing to Low Voltage Circuits

The COM pin is provided to set a common signal ground for communication to a microprocessor or other low voltage logic circuit. The COM pin should be tied to the low voltage ground as shown in Figure 1. If left floating, the internal resistive voltage divider will cause the COM pin to rise 30% above mid-supply. The COM, \overline{OD} , and \overline{TFLAG} pins are protected from overvoltage by internal Zener diodes and current limiting resistors. Care should be taken to observe the absolute maximum voltage between the COM, \overline{OD} and \overline{TFLAG} pins which are limited $\leq 6\text{V}$ with respect to COM.

Output Disable

The \overline{OD} pin is an active low disable with an internal $2\text{M}\Omega$ resistor that will pull up the \overline{OD} pin enabling the output stage. The \overline{OD} pin voltage is limited by an internal Zener diode. When the \overline{OD} pin is brought low to the COM pin, the output stage is disabled, leaving the bias and input circuits enabled. This results in 680 μA (typical) standby current through the device. The \overline{OD} pin can be directly connected to the low voltage driving circuitry or an open drain NMOS device can be used as shown in Figure 1.



The $\overline{\text{TFLAG}}$ pin is an open drain output pin that sinks 120 μA (typical) when the die temperature exceeds 145°C. The



For safety, an independent second overtemperature threshold shuts down the output stage if the internal die temperature rises to 175°C. There is hysteresis in the thermal shutdown circuit requiring the die temperature to cool 7°C. Once the device has cooled sufficiently, the output stage will enable. **Degradation can occur or reliability may be affected when the junction temperature of the device exceeds 150°C.**

APPLICATIONS INFORMATION




Figure 4. Automatic Thermal Output Disable Using the $\overline{\text{TFLAG}}$ Pin

Board Layout

The LTC6090 is a precision low offset high gain amplifier that requires good analog PCB layout techniques to maintain high performance. Start with a ground plane that is star connected. Pull back the ground plane from any high voltage vias. Critical signals such as the inputs should have short lead lengths to reduce stray capacitance which also improves stability. Use high quality surface mount ceramic capacitors to bypass the supply(s).

In addition to the typical layout issues encountered with a precision operational amplifier, there are the issues of high voltage and high power. Important consideration for high voltage traces are spacing, humidity and dust. High voltage electric fields between adjacent conductors attract dust. Moisture is absorbed by the dust and can contribute to board leakage and electrical breakdown.

It is important to clean the PCB after soldering down the part. Solder flux will accumulate dust and become a leakage hazard. It is recommended to clean the PCB with a solvent, or simply use soap and water to remove residue. Baking the PCB will remove left over moisture. Depending on the application, a special low leakage board material may be considered.

The TSSOP package has guard pins for applications that require a guard ring. An example schematic diagram and PCB layout is shown in Figures 5a and 5b, respectively, of a circuit using a guard ring to protect the $-IN$ pin.

The guard ring completely encloses the high impedance node $-IN$. To simplify the PCB layout avoid using vias on this node. In addition, the solder mask should be pulled back along the guard ring exposing the metal. To help the spacing between nodes, one of the extra pins on the TSSOP package is used to route the guard ring behind the $-IN$ pin. The PCB should be thoroughly cleaned after soldering to ensure there is no solder paste between the exposed pad (Pin 17) and the guard ring.




Figure 5a. Circuit Diagram Showing Guard Ring




Figure 5b. TSSOP Package PCB Layout with Guard Ring

APPLICATIONS INFORMATION

Power Dissipation












With a supply voltage of 140V it doesn't take much current to consume a lot of power. Consider that 10mA at 140V consumes 1.4W of power and needs to be dissipated in a small plastic SO package. To aid in power dissipation both LTC6090 packages have exposed pads for low thermal resistance. The amount of metal connected to the exposed pad will lower the θ_{JA} of a package. An optimal amount of PCB metal connected to the SO package will lower the junction to ambient thermal resistance down to 33°C/W. If minimal metal is used, the θ_{JA} could more than double (see Table 1). If the exposed pad has no metal beneath it, θ_{JA} could be as high 120°C/W.

It's recommended that the exposed pad have as much PCB metal connected to it as reasonably available. The more PCB

metal connected to the exposed pad, the lower the thermal resistance. Use multiple vias from the exposed pad to the V^- supply plane. The exposed pad is electrically connected to the V^- pin. In addition, a heat sink may be necessary if operating near maximum junction temperature. See Table 1 for guidance on how thermal resistance changes as a function of metal area connected to the exposed pad.

The LTC6090 is specified to source and sink 10mA at 140V. If the total supply voltage is dropped across the device, 1.4W of power will need to be dissipated. If the quiescent power is included ($140V \cdot 2.8mA = 0.4W$), the total power dissipated is 1.8W. The internal die temperature will rise 59° using an optimal layout in a SO package. A sub-optimal layout could more than double the amount of temperature increase due to power dissipation.

Table 1. Thermal Resistance as PCB Area of Exposed Pad Varies

EXAMPLE A TOP LAYER A	EXAMPLE B TOP LAYER B	EXAMPLE C TOP LAYER C	EXAMPLE D TOP LAYER D
			
BOTTOM LAYER A	BOTTOM LAYER B	BOTTOM LAYER C	BOTTOM LAYER D
			
$\theta_{JA} = 43^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 38^{\circ}\text{C/W}$	$\theta_{JA} = 50^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 45^{\circ}\text{C/W}$	$\theta_{JA} = 57^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 52^{\circ}\text{C/W}$	$\theta_{JA} = 72^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 67^{\circ}\text{C/W}$
MINIMUM BOTTOM LAYER A	MINIMUM BOTTOM LAYER B	MINIMUM BOTTOM LAYER C	
			
$\theta_{JA} = 54^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 49^{\circ}\text{C/W}$	$\theta_{JA} = 57^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 52^{\circ}\text{C/W}$	$\theta_{JA} = 58^{\circ}\text{C/W}$ $\theta_{JC} = 5^{\circ}\text{C/W}$ $\theta_{CA} = 53^{\circ}\text{C/W}$	

APPLICATIONS INFORMATION

In order to avoid damaging the device, the absolute maximum junction temperature should not be exceeded ($T_{JMAX} = 150^{\circ}\text{C}$). Junction temperature is determined using the expression:

$$T_J = P_D \cdot \theta_{JA} + T_A$$

where P_D is the power dissipated in the package, θ_{JA} is the package thermal resistance from ambient to junction and T_A is the ambient temperature. For example, if the part has a 140V supply voltage with 2.8mA of quiescent current and the output is 20V above the negative rail sourcing 10mA, the total power dissipated in the device is $(120\text{V} \cdot 10\text{mA}) + (140\text{V} \cdot 2.8\text{mA}) = 1.6\text{W}$. Under these conditions the ambient temperature should not exceed:

$$T_A = T_{JMAX} - (P_D \cdot \theta_{JA}) = 150^{\circ}\text{C} - (1.6\text{W} \cdot 33^{\circ}\text{C/W}) = 97^{\circ}\text{C}.$$

Safe Operating Area

The safe operating area, or SOA, illustrates the voltage, current, and temperature conditions where the device can be reliably operated. Shown below in Figure 6 is the SOA for the LTC6090. The SOA takes into account the power dissipated by the device. This includes the product of the load current and difference between the supply and output voltage, and the quiescent current and supply voltage.

The LTC6090 is safe when operated within the boundaries shown in Figure 6. Thermal resistance junction to case, θ_{JC} , is rated at a constant 5°C/W . Thermal resistance junction to ambient, θ_{JA} , is dependent on board layout




Figure 6. Safe Operating Area

and any additional heat sinking. The three SOA curves in Figure 6 show the direct effect of θ_{JA} on SOA.

Stability with Large Resistor Values

A large feedback resistor along with the intrinsic input capacitance will create an additional pole that affects stability and causes peaking in the closed loop response as shown in Figure 7. To mitigate the peaking a small feedback capacitor placed around the feedback resistor, as shown in Figure 8, will reduce the peaking and overshoot. Figure 9 shows the closed loop response with a 10pF feedback capacitor.

Additionally stray capacitance on the input pins should be kept to a minimum.




Figure 7. Uncompensated Closed Loop Response




Figure 8. LTC6090 with Feedback Capacitance to Reduce Peaking

APPLICATIONS INFORMATION




Figure 9. Compensated Closed Loop Response Reduces Peaking

Slew Enhancement

The LTC6090 includes a slew enhancement circuit which boosts the slew rate to $19\text{V}/\mu\text{s}$ making the part capable of slewing rail-to-rail across the 140V output range in less than $8\mu\text{s}$. To optimize the slew rate and minimize settling, stray capacitance should be kept to a minimum. A feedback capacitor reduces overshoot and nonlinearities associated with the slew enhancement circuit. The size of the feedback capacitor should be tailored to the specific board, supply voltage and load conditions.

Slewing is a nonlinear behavior and will affect distortion. The relationship between slew rate and full power bandwidth is given in the relationship below.

$$\text{SR} = V_O \cdot \omega$$

Where V_O is the peak output voltage and ω is frequency in radians. The fidelity of a large sine wave output is limited by the slew rate. The graph in Figure 10 shows distortion versus frequency for several output levels.

Multiplexer Application

Several LTC6090s may be arranged to act as a high voltage analog multiplexer as shown in Figure 11. When using this arrangement, it is possible for the output to affect the source on the disabled amplifier's noninverting input. The inverting and noninverting inputs are clamped through resistors and back to back diodes. There is a path for




Figure 10. Distortion vs Frequency for Large Output Swings

current to flow from the multiplexer output through the disabled amplifier's feedback resistor, and through the inputs to the noninverting input's source. For example, if the enabled amplifier has a -70V output, and the disabled amplifier has a 5V input, there is 75V across the two resistors and the input pins. To keep this current below 1mA the combined resistance of the R_{IN} and feedback resistor needs to be about $75\text{k}\Omega$.

The output impedance of the disabled amplifier is $450\text{k}\Omega$ at DC. The AC output impedance is shown in the Typical Performance Characteristics section.






Figure 11. Multiplexer Application

TYPICAL APPLICATIONS


Gain of 20 Amplifier with a 40mA Protected Output Driver




Gain of 10 with Protected Output Current Doubler



12V to ±70V Isolated Flyback Converter for Amplifier Supply




9V to ±65V Isolated Flyback Converter for Amplifier Supply




The schematic diagram illustrates a 50W Class-D audio amplifier. The input signal (IN) is processed by an LTC6090 op-amp, which drives the LT1166 Class-D controller. The controller's output (V_{OUT}) is connected to a power MOSFET (IXTH50N20) and a complementary MOSFET (IXTH24P20) in a push-pull configuration. The output filter consists of an LC network (1μH inductor and 22nF capacitor) and a 10Ω resistor. The circuit is powered by a 50V supply and a -50V supply. Key components include the LT1166 controller, IXTH50N20 and IXTH24P20 MOSFETs, and various passive components (resistors, capacitors, inductors) for biasing and filtering.

Total Harmonic Distortion Plus Noise Analyzer Passband 10Hz to 80kHz




TYPICAL APPLICATIONS

High Current Pulse Amplifier




60V Step Response Into 10Ω





The circuit diagram shows an LTC6090 op-amp configured as a voltage follower. The non-inverting input (pin 3) is connected to the input signal (IN) through a 499k resistor and to ground through a 10k resistor. The inverting input (pin 2) is connected to the output (pin 6) through a 100nF capacitor and to ground through a 100k resistor. The output (pin 6) is connected to the base of a 2SK1057 PNP transistor through a 6.8k resistor. The base of the 2SK1057 is also connected to a 100k resistor to the positive supply (50V) and a 10k resistor to a BIAS point. The BIAS point is connected to the base of a 2SJ161 NPN transistor through a 10k resistor and to ground through a 6.8k resistor. The emitter of the 2SK1057 is connected to the positive supply (50V) through a 1k resistor. The emitter of the 2SJ161 is connected to the negative supply (-50V) through a 1k resistor. The collector of the 2SK1057 is connected to the collector of the 2SJ161 through a 1k resistor. The output (OUT) is taken from the collector of the 2SK1057 through a 1μH inductor. The positive supply (50V) is connected to the op-amp (pin 7) through a 100nF capacitor and to the bases of the 2SK1057 and 2SJ161 transistors. The negative supply (-50V) is connected to the op-amp (pin 4) through a 100nF capacitor and to the emitters of the 2SK1057 and 2SJ161 transistors. A 50pF capacitor is connected between the positive and negative supply rails. The circuit is powered by a 50V and -50V supply.

Total Harmonic Distortion Plus Noise vs Frequency



TYPICAL APPLICATIONS

Wide Common Mode Range 10x Gain Instrumentation Amplifier
Typically <1mV Input-Referred Error




PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

FE Package 16-Lead Plastic TSSOP (4.4mm) (Reference LTC DWG # 05-08-1663 Rev J)


Exposed Pad Variation BA



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

S8E Package 8-Lead Plastic SOIC (Narrow .150 Inch) Exposed Pad (Reference LTC DWG # 05-08-1857 Rev 0)




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	11/12	Added ESD Statement.	2

TYPICAL APPLICATION

Extended Dynamic Range 1MΩ Transimpedance Photodiode Amplifier



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
Amplifiers		
LT1990	±250V Input Range G = 1, 10, Micropower, Difference Amplifier	Pin Selectable Gain of 1 or 10
LT1991	Precision, 100μA Gain Selectable Amplifier	Pin Configurable as a Difference Amplifier, Inverting and Noninverting Amplifier
Matched Resistors		
LT5400	Quad Matched Resistor Network	Excellent Matching Specifications Over the Entire Temperature Range
Digital to Analog Converters		
LTC2641/LTC2462	16-Bit V_{OUT} DACs in 3mm × 3mm DFN	Guaranteed Monotonic Over Temperature
LTC2756	Serial 18-Bit SoftSpan I_{OUT} DAC	18-Bit Settling Time: 2.1μs Maximum 18-Bit INL Error: ±1 LSB Over Temperature
Flyback Controllers		
LT3511	Monolithic High Voltage Isolated Flyback Converter	4.5V to 100V Input Voltage Range, No Optocoupler Required
LT8300	100V _{IN} Micropower Isolated Flyback Converter with 150V/260mA Switch	6V to 100V Input Voltage Range. V_{OUT} Set with a Single External Resistor



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.