

**AC'97 2.1 FEATURES**


Variable Sample Rate Audio  
Multiple Codec Configuration Options  
External Audio Power-Down Control

**AC'97 FEATURES**

AC'97 2.1-Compliant  
Greater than 90 dB Dynamic Range  
Stereo Headphone Amplifier  
Multibit  $\Sigma\Delta$  Converter Architecture for Improved S/N  
Ratio Greater than 90 dB  
16-Bit Stereo Full-Duplex Codec  
Four Analog Line-Level Stereo Inputs for:  
LINE-IN, CD, VIDEO, and AUX  
Two Analog Line-Level Mono Inputs for Speakerphone  
and PC BEEP  
Mono MIC Input w/Built-In 20 dB Preamp, Switchable  
from Two External Sources  
High Quality CD Input with Ground Sense  
Stereo Line-Level Outputs  
Mono Output for Speakerphone or Internal Speaker  
Power Management Support  
48-Terminal LQFP Package

**ENHANCED FEATURES**

Full Duplex Variable Sample Rates from 7040 Hz to  
48 kHz with 1 Hz Resolution  
Jack Sense Pins Provide Automatic Output Switching  
Software-Enabled  $V_{REFOUT}$  Output for Microphones and  
External Power Amp  
Split Power Supplies (3.3 V Digital/5 V Analog)  
Mobile Low-Power Mixer Mode  
Extended 6-Bit Master Volume Control  
Extended 6-Bit Headphone Volume Control  
Digital Audio Mixer Mode  
PHAT™ Stereo 3D Stereo Enhancement

**FUNCTIONAL BLOCK DIAGRAM**


SoundPort is a registered trademark and PHAT is a trademark of Analog Devices, Inc.

**REV. 0**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>  
Fax: 781/326-8703 © Analog Devices, Inc., 2000

# AD1885—SPECIFICATIONS

## STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

|                                    |                 |     |  |
|------------------------------------|-----------------|-----|--|
| Temperature                        | 25              | °C  | <i>DAC Test Conditions</i>               |
| Digital Supply (DV <sub>DD</sub> ) | 3.3             | V   | Calibrated                               |
| Analog Supply (AV <sub>DD</sub> )  | 5.0             | V   | −3 dB Attenuation Relative to Full Scale |
| Sample Rate (F <sub>S</sub> )      | 48              | kHz | Input 0 dB                               |
| Input Signal                       | 1008            | Hz  | 10 kΩ Output Load (LINE_OUT)             |
| Analog Output Passband             | 20 Hz to 20 kHz |     | 32 Ω Output Load (HP_OUT)                |

## ADC Test Conditions

Calibrated  
0 dB Gain  
Input −3.0 dB Relative to Full Scale

## ANALOG INPUT

| Parameter   | Min | Typ   | Max | Unit  |
|---|-----|-------|-----|-------|
| Input Voltage (RMS Values Assume Sine Wave Input) |     |       |     |       |
| LINE_IN, AUX, CD, VIDEO, PHONE_IN, PC_BEEP        |     | 1     |     | V rms |
|   |     | 2.83  |     | V p-p |
| MIC with 20 dB Gain (M20 = 1)                     |     | 0.1   |     | V rms |
|   |     | 0.283 |     | V p-p |
| MIC with 0 dB Gain (M20 = 0)                      |     | 1     |     | V rms |
|   |     | 2.83  |     | V p-p |
| Input Impedance*                                  |     | 20    |     | kΩ    |
| Input Capacitance*                                |     | 5     | 7.5 | pF    |

## MASTER VOLUME

| Parameter  | Min | Typ   | Max | Unit |
|--|-----|-------|-----|------|
| Step Size (0 dB to −94.5 dB); LINE_OUT_L, LINE_OUT_R |     | 1.5   |     | dB   |
| Output Attenuation Range Span*                       |     | −94.5 |     | dB   |
| Step Size (0 dB to −46.5 dB); MONO_OUT               |     | 1.5   |     | dB   |
| Output Attenuation Range Span*                       |     | −46.5 |     | dB   |
| Step Size (+6 dB to −88.5 dB); HP_OUT_R, HP_OUT_L    |     | 1.5   |     | dB   |
| Output Attenuation Range Span*                       |     | −94.5 |     | dB   |
| Mute Attenuation of 0 dB Fundamental*                |     |       | 80  | dB   |

## PROGRAMMABLE GAIN AMPLIFIER—ADC

| Parameter                   | Min | Typ  | Max | Unit |
|-----------------------------|-----|------|-----|------|
| Step Size (0 dB to 22.5 dB) |     | 1.5  |     | dB   |
| PGA Gain Range Span         |     | 22.5 |     | dB   |

## ANALOG MIXER—INPUT GAIN/AMPLIFIERS/ATTENUATORS

| Parameter  | Min | Typ   | Max | Unit |
|--|-----|-------|-----|------|
| Signal-to-Noise Ratio (SNR)  |     |       |     |      |
| CD to LINE_OUT   |     | 90    |     | dB   |
| Other to LINE_OUT  |     | 90    |     | dB   |
| Step Size (+12 dB to −34.5 dB): (All Steps Tested)                     |     |       |     |      |
| MIC, LINE_IN, AUX, CD, VIDEO, PHONE_IN, DAC                            |     | 1.5   |     | dB   |
| Input Gain/Attenuation Range: MIC, LINE, AUX, CD, VIDEO, PHONE_IN, DAC |     | −46.5 |     | dB   |
| Step Size (0 dB to −45 dB): (All Steps Tested) PC_BEEP                 |     | 3.0   |     | dB   |
| Input Gain/Attenuation Range: PC_BEEP                                  |     | −45   |     | dB   |

\* Guaranteed, not tested.

**DIGITAL DECIMATION AND INTERPOLATION FILTERS\***

| Parameter                           | Min              | Typ | Max              | Unit    |
|-------------------------------------|------------------|-----|------------------|---------|
| Passband                            | 0                |     | $0.4 \times F_S$ | Hz      |
| Passband Ripple                     |                  |     | $\pm 0.09$       | dB      |
| Transition Band                     | $0.4 \times F_S$ |     | $0.6 \times F_S$ | Hz      |
| Stopband                            | $0.6 \times F_S$ |     | $\infty$         | Hz      |
| Stopband Rejection                  | -74              |     |                  | dB      |
| Group Delay                         |                  |     | $12/F_S$         | sec     |
| Group Delay Variation Over Passband |                  |     | 0.0              | $\mu$ s |

**ANALOG-TO-DIGITAL CONVERTERS**

| Parameter   | Min | Typ  | Max       | Unit |
|---|-----|------|-----------|------|
| Resolution  |     | 16   |           | Bits |
| Total Harmonic Distortion (THD)   |     | -84  |           | dB   |
| Dynamic Range (-60 dB Input THD+N Referenced to Full Scale, A-Weighted) | 84  | 87   |           | dB   |
| Signal-to-Intermodulation Distortion* (CCIF Method)                     |     | 85   |           | dB   |
| ADC Crosstalk*  |     |      |           |      |
| Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L)      |     | -100 | -90       | dB   |
| LINE_IN to Other  |     | -90  | -85       | dB   |
| Gain Error (Full-Scale Span Relative to Nominal Input Voltage)          |     |      | $\pm 10$  | %    |
| Interchannel Gain Mismatch (Difference of Gain Errors)                  |     |      | $\pm 0.5$ | dB   |
| ADC Offset Error  |     |      | $\pm 5$   | mV   |

**DIGITAL-TO-ANALOG CONVERTERS**

| Parameter  | Min | Typ      | Max       | Unit |
|--|-----|----------|-----------|------|
| Resolution   |     | 16       |           | Bits |
| Total Harmonic Distortion (THD) LINE_OUT   |     | -85      |           | dB   |
| Total Harmonic Distortion (THD) HP_OUT (With 10 k $\Omega$ Load)                 |     | -75      |           | dB   |
| Dynamic Range LINE_OUT (-60 dB Input THD+N Referenced to Full Scale, A-Weighted) | 85  | 90       |           | dB   |
| Signal-to-Intermodulation Distortion* (CCIF Method)                              |     | -100     |           | dB   |
| Gain Error (Full-Scale Span Relative to Nominal Input Voltage)                   |     | $\pm 10$ |           | %    |
| Interchannel Gain Mismatch (Difference of Gain Errors)                           |     |          | $\pm 0.7$ | dB   |
| DAC Crosstalk* (Input L, Zero R, Measure R_OUT; Input R, Zero L, Measure L_OUT)  |     |          | -80       | dB   |
| Total Audible Out-of-Band Energy (Measured from $0.6 \times F_S$ to 20 kHz)*     |     | -40      |           | dB   |

**ANALOG OUTPUT**

| Parameter   | Min  | Typ     | Max  | Unit       |
|---|------|---------|------|------------|
| Full-Scale Output Voltage; LINE_OUT                         |      | 1       |      | V rms      |
|   |      | 2.83    |      | V p-p      |
| Output Impedance*   |      |         | 800  | $\Omega$   |
| External Load Impedance*                                    | 10   |         |      | k $\Omega$ |
| Output Capacitance*   |      | 15      |      | pF         |
| External Load Capacitance                                   |      |         | 100  | pF         |
| Full-Scale Output Voltage; HP_OUT (0 dB Gain)               |      | 1       |      | V rms      |
| Output Capacitance*   |      |         | 100  | pF         |
| External Load Capacitance                                   |      |         | 32   | $\Omega$   |
| V <sub>REF</sub>  | 2.05 | 2.25    | 2.45 | V          |
| V <sub>REFOUT</sub>   |      | 2.25    |      | V          |
| V <sub>REFOUT</sub> Current Drive                           |      |         | 5    | mA         |
| Mute Click (Muted Output Minus Unmuted Midscale DAC Output) |      | $\pm 5$ |      | mV         |

\*Guaranteed, not tested.

# AD1885—SPECIFICATIONS

## STATIC DIGITAL SPECIFICATIONS\*

| Parameter   | Min                   | Typ | Max                   | Unit    |
|---|-----------------------|-----|-----------------------|---------|
| High-Level Input Voltage ( $V_{IH}$ ): Digital Inputs   | $0.65 \times DV_{DD}$ |     |                       | V       |
| Low-Level Input Voltage ( $V_{IL}$ )                    |                       |     | $0.35 \times DV_{DD}$ | V       |
| High-Level Output Voltage ( $V_{OH}$ ), $I_{OH} = 2$ mA | $0.9 \times DV_{DD}$  |     |                       | V       |
| Low-Level Output Voltage ( $V_{OL}$ ), $I_{OL} = 2$ mA  |                       |     | $0.1 \times DV_{DD}$  | V       |
| Input Leakage Current                                   | -10                   |     | 10                    | $\mu$ A |
| Output Leakage Current                                  | -10                   |     | 10                    | $\mu$ A |

## POWER SUPPLY

| Parameter   | Min  | Typ | Max  | Unit |
|---|------|-----|------|------|
| Power Supply Range—Analog ( $AV_{DD}$ )   | 4.75 |     | 5.25 | V    |
| Power Supply Range—Digital ( $DV_{DD}$ )  | 3.15 |     | 3.45 | V    |
| Power Dissipation—5 V/3.3 V   |      | 355 |      | mW   |
| Analog Supply Current—5 V ( $AV_{DD}$ )   |      | 50  |      | mA   |
| Digital Supply Current—3.3 V ( $DV_{DD}$ )  |      | 21  |      | mA   |
| Power Supply Rejection (100 mV p-p Signal @ 1 kHz)*<br>(At Both Analog and Digital Supply Pins, Both ADCs and DACs) |      | 40  |      | dB   |

## CLOCK SPECIFICATIONS

| Parameter                    | Min | Typ    | Max | Unit |
|------------------------------|-----|--------|-----|------|
| Input Clock Frequency        |     | 24.576 |     | MHz  |
| Recommended Clock Duty Cycle | 40  | 50     | 60  | %    |

## POWER-DOWN MODE\*

| Parameter                        | Set Bits                     | $DV_{DD}$ (3.3 V)<br>Typ | $AV_{DD}$ (5 V)<br>Typ | Unit |
|----------------------------------|------------------------------|--------------------------|------------------------|------|
| ADC                              | PR0                          | 20                       | 44                     | mA   |
| DAC                              | PR1                          | 20                       | 41                     | mA   |
| ADC and DAC                      | PR1, PR0                     | 8                        | 35                     | mA   |
| ADC + DAC + Mixer (Analog CD On) | LPMIX, PR1, PR0              | 8                        | 26                     | mA   |
| Mixer                            | PR2                          | 21                       | 23                     | mA   |
| ADC + Mixer                      | PR2, PR0                     | 19                       | 18                     | mA   |
| DAC + Mixer                      | PR2, PR1                     | 19                       | 15                     | mA   |
| ADC + DAC + Mixer                | PR2, PR1, PR0                | 8                        | 10                     | mA   |
| Analog CD Only (AC-Link On)      | LPMIX, PR5, PR1, PR0         | 7                        | 22                     | mA   |
| Analog CD Only (AC-Link Off)     | LPMIX, PR1, PR0, PR4, PR5    | 0                        | 12                     | mA   |
| Standby                          | PR5, PR4, PR3, PR2, PR1, PR0 | 0                        | 0.1                    | mA   |
| Headphone Standby                | PR6                          | 21                       | 38                     | mA   |

### NOTES

\*Guaranteed, not tested.

Output jitter is directly dependent on crystal input jitter.

Specifications subject to change without notice.


## TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)

| Parameter  | Symbol                    | Min   | Typ    | Max   | Unit          |
|--|---------------------------|-------|--------|-------|---------------|
| $\overline{\text{RESET}}$ Active Low Pulsewidth                                  | $t_{\text{RST\_LOW}}$     |       | 1.0    |       | $\mu\text{s}$ |
| $\overline{\text{RESET}}$ Inactive to BIT_CLK Startup Delay                      | $t_{\text{RST2CLK}}$      | 162.8 |        |       | ns            |
| SYNC Active High Pulsewidth  | $t_{\text{SYNC\_HIGH}}$   |       | 1.3    |       | $\mu\text{s}$ |
| SYNC Low Pulsewidth  | $t_{\text{SYNC\_LOW}}$    |       | 19.5   |       | $\mu\text{s}$ |
| SYNC Inactive to BIT_CLK Startup Delay   | $t_{\text{SYNC2CLK}}$     | 162.8 |        |       | ns            |
| BIT_CLK Frequency  |                           |       | 12.288 |       | MHz           |
| BIT_CLK Period   | $t_{\text{CLK\_PERIOD}}$  |       | 81.4   |       | ns            |
| BIT_CLK Output Jitter*   |                           |       |        | 750   | ps            |
| BIT_CLK High Pulsewidth  | $t_{\text{CLK\_HIGH}}$    | 32.56 | 42     | 48.84 | ns            |
| BIT_CLK Low Pulsewidth   | $t_{\text{CLK\_LOW}}$     | 32.56 | 38     | 48.84 | ns            |
| SYNC Frequency   |                           |       | 48.0   |       | kHz           |
| SYNC Period  | $t_{\text{SYNC\_PERIOD}}$ |       | 20.8   |       | $\mu\text{s}$ |
| Setup to Falling Edge of BIT_CLK   | $t_{\text{SETUP}}$        | 5     | 2.5    |       | ns            |
| Hold from Falling Edge of BIT_CLK  | $t_{\text{HOLD}}$         | 5     |        |       | ns            |
| BIT_CLK Rise Time  | $t_{\text{RISECLK}}$      | 2     | 4      | 10    | ns            |
| BIT_CLK Fall Time  | $t_{\text{FALLCLK}}$      | 2     | 4      | 10    | ns            |
| SYNC Rise Time   | $t_{\text{RISESYNC}}$     | 2     | 4      | 10    | ns            |
| SYNC Fall Time   | $t_{\text{FALLSYNC}}$     | 2     | 4      | 10    | ns            |
| SDATA_IN Rise Time   | $t_{\text{RISEDIN}}$      | 2     | 4      | 10    | ns            |
| SDATA_IN Fall Time   | $t_{\text{FALLDIN}}$      | 2     | 4      | 10    | ns            |
| SDATA_OUT Rise Time  | $t_{\text{RISEDOUT}}$     | 2     | 4      | 10    | ns            |
| SDATA_OUT Fall Time  | $t_{\text{FALLDOUT}}$     | 2     | 4      | 10    | ns            |
| End of Slot 2 to BIT_CLK, SDATA_IN Low   | $t_{\text{S2\_PDOWN}}$    | 0     |        | 10    | ms            |
| Setup to Trailing Edge of $\overline{\text{RESET}}$ (Applies to SYNC, SDATA_OUT) | $t_{\text{SETUP2RST}}$    | 15    |        |       | ns            |
| Rising Edge of RESET to HI-Z Delay   | $t_{\text{OFF}}$          |       |        | 25    | ns            |
| Propagation Delay  |                           |       |        | 15    | ns            |
| $\overline{\text{RESET}}$ Rise Time  |                           |       |        | 50    | ns            |
| Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid                      |                           |       |        | 15    | ns            |


## NOTES

\*Output jitter is directly dependent on crystal input jitter.


Specifications subject to change without notice.



*Figure 1. Cold Reset*



*Figure 2. Warm Reset*



*Figure 3. Clock Timing*






Figure 4. Data Setup and Hold



*Figure 5. Signal Rise and Fall Time*



*Figure 6. AC-Link Low Power Mode Timing*




Figure 7. ATE Test Mode

## ABSOLUTE MAXIMUM RATINGS\*

| Parameter                           | Min  | Max             | Unit |
|-------------------------------------|------|-----------------|------|
| Power Supplies                      |      |                 |      |
| Digital ( $AV_{DD}$ )               | -0.3 | +3.6            | V    |
| Analog ( $DV_{DD}$ )                | -0.3 | +6.0            | V    |
| Input Current (Except Supply Pins)  |      | $\pm 10$        | mA   |
| Analog Input Voltage (Signal Pins)  | -0.3 | $AV_{DD} + 0.3$ | V    |
| Digital Input Voltage (Signal Pins) | -0.3 | $DV_{DD} + 0.3$ | V    |
| Ambient Temperature (Operating)     | 0    | 70              | °C   |
| Storage Temperature                 | -65  | +150            | °C   |

\*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

| Model     | Temperature Range | Package Description | Package Option* |
|-----------|-------------------|---------------------|-----------------|
| AD1885JST | 0°C to 70°C       | 48-Lead LQFP        | ST-48           |

\*ST = Thin Quad Flatpack.

## ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating

$$T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$$

$T_{CASE}$  = Case Temperature in °C

$P_D$  = Power Dissipation in W

$\theta_{CA}$  = Thermal Resistance (Case-to-Ambient)

$\theta_{JA}$  = Thermal Resistance (Junction-to-Ambient)

$\theta_{JC}$  = Thermal Resistance (Junction-to-Case)


| Package | $\theta_{JA}$ | $\theta_{JC}$ | $\theta_{CA}$ |
|---------|---------------|---------------|---------------|
| LQFP    | 76.2°C/W      | 17°C/W        | 59.2°C/W      |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1885 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION



NC = NO CONNECT

# AD1885—SPECIFICATIONS

## PIN FUNCTION DESCRIPTIONS

### Digital I/O

| Pin Name  | LQFP | I/O | Description   |
|-----------|------|-----|---|
| XTL_IN    | 2    | I   | Crystal (or Clock) Input, 24.576 MHz.                                     |
| XTL_OUT   | 3    | O   | Crystal Output.   |
| SDATA_OUT | 5    | I   | AC-Link Serial Data Output, AD1885 Input Stream.                          |
| BIT_CLK   | 6    | O/I | AC-Link Bit Clock. 12.288 MHz Serial Data Clock. Daisy Chain Input Clock. |
| SDATA_IN  | 8    | O   | AC-Link Serial Data Input. AD1885 Output Stream.                          |
| SYNC      | 10   | I   | AC-Link Frame Sync.   |
| RESET     | 11   | I   | AC-Link Reset. AD1885 Master H/W Reset.                                   |

### CHIP SELECTS

| Pin Name | LQFP | Type | Description                       |
|----------|------|------|-----------------------------------|
| ID0      | 45   | I    | Chip Select Input 0 (Active Low). |
| ID1      | 46   | I    | Chip Select Input 1 (Active Low). |

### JACK SENSES/EAPD/GENERAL-PURPOSE DIGITAL OUTPUTS

These signals can sense the presence of audio jacks in the line-out or headphones outputs, and automatically mute the other audio outputs. JS0 can also be programmed for EAPD control. Alternatively, both pins can be programmed as general-purpose digital outputs.

| Pin Name | LQFP | Type | Description   |
|----------|------|------|---|
| JS0      | 47   | I/O  | JACK Sense Input 0 (Mutes Mono Output).                                 |
| JS1      | 48   | I/O  | JACK Sense Input 1 (Mutes Line_Out and Mono Outputs, or Line_Out Only). |

### Analog I/O

These signals connect the AD1885 component to analog sources and sinks, including microphones and speakers.

| Pin Name   | LQFP | I/O | Description  |
|------------|------|-----|--|
| PC_BEEP    | 12   | I   | PC Beep. PC speaker beep passthrough.                          |
| PHONE_IN   | 13   | I   | Phone Input. From telephony subsystem speakerphone or handset. |
| AUX_L      | 14   | I   | Auxiliary Input Left Channel.                                  |
| AUX_R      | 15   | I   | Auxiliary Input Right Channel.                                 |
| VIDEO_L    | 16   | I   | Video Audio Left Channel.                                      |
| VIDEO_R    | 17   | I   | Video Audio Right Channel.                                     |
| CD_L       | 18   | I   | CD Audio Left Channel.   |
| CD_GND_REF | 19   | I   | CD Audio Analog Ground Reference for Differential CD Input.    |
| CD_R       | 20   | I   | CD Audio Right Channel.  |
| MIC1       | 21   | I   | Microphone 1. Desktop microphone input.                        |
| MIC2       | 22   | I   | Microphone 2. Second microphone input.                         |
| LINE_IN_L  | 23   | I   | Line In Left Channel.  |
| LINE_IN_R  | 24   | I   | Line In Right Channel.   |
| LINE_OUT_L | 35   | O   | Line Out Left Channel.   |
| LINE_OUT_R | 36   | O   | Line Out Right Channel.  |
| MONO_OUT   | 37   | O   | Monaural Output to Telephony Subsystem Speakerphone.           |
| HP_OUT_L   | 39   | O   | Headphones Out Left Channel.                                   |
| HP_OUT_R   | 41   | O   | Headphones Out Right Channel.                                  |



**Filter/Reference**

These signals are connected to resistors, capacitors, or specific voltages.

| Pin Name            | LQFP | I/O | Description  |
|---------------------|------|-----|--|
| V <sub>REF</sub>    | 27   | O   | Voltage Reference Filter.                                    |
| V <sub>REFOUT</sub> | 28   | O   | Voltage Reference Output 5 mA Drive (Intended for Mic Bias). |
| AFILT1              | 29   | O   | Antialiasing Filter Capacitor—ADC Right Channel.             |
| AFLT2               | 30   | O   | Antialiasing Filter Capacitor—ADC Left Channel.              |
| FILT_R              | 31   | O   | AC-Coupling Filter Capacitor—ADC Right Channel.              |
| FILT_L              | 32   | O   | AC-Coupling Filter Capacitor—ADC Left Channel.               |
| RX3D                | 33   | O   | 3D PHAT Stereo Enhancement—Resistor.                         |
| CX3D                | 34   | I   | 3D PHAT Stereo Enhancement—Capacitor.                        |

**Power and Ground Signals**

| Pin Name          | LQFP | Type | Description                   |
|-------------------|------|------|-------------------------------|
| DV <sub>DD1</sub> | 1    | I    | Digital V <sub>DD</sub> 3.3 V |
| DV <sub>SS1</sub> | 4    | I    | Digital GND                   |
| DV <sub>SS2</sub> | 7    | I    | Digital GND                   |
| DV <sub>DD2</sub> | 9    | I    | Digital V <sub>DD</sub> 3.3 V |
| AV <sub>DD1</sub> | 25   | I    | Analog V <sub>DD</sub> 5.0 V  |
| AV <sub>SS1</sub> | 26   | I    | Analog GND                    |
| AV <sub>DD2</sub> | 38   | I    | Analog V <sub>DD</sub> 5.0 V  |
| AV <sub>SS2</sub> | 40   | I    | Analog GND                    |
| AV <sub>DD3</sub> | 43   | I    | Analog V <sub>DD</sub> 5.0 V  |
| AV <sub>SS3</sub> | 44   | I    | Analog GND                    |

**No Connects**

| Pin Name | LQFP | Type | Description |
|----------|------|------|-------------|
| NC       | 42   |      | No Connect  |




Figure 8. Block Diagram Register Map

# AD1885

## PRODUCT OVERVIEW

The AD1885 Codec meets the *Audio Codec '97 2.1 Extensions*, adding support for multiple Codecs and variable sample rates. In addition, the AD1885 SoundPort Codec is designed to meet all requirements of the *Audio Codec '97, Component Specification*, Revision 1.03, © 1996, Intel Corporation, found at [www.intel.com](http://www.intel.com). The AD1885 also includes other Codec enhanced features such as communicating to three Codecs on the same link, integrated headphone driver and built-in PHAT Stereo 3D enhancement.

The AD1885 is an analog front end for high-performance PC audio, modem, or DSP applications. The AC'97 architecture defines a 2-chip audio solution comprising a digital audio controller, plus a high-quality analog component that includes Digital-to-Analog Converters (DACs), Analog-to-Digital Converters (ADCs), mixer, and I/O.

The main architectural features of the AD1885 are the high quality analog mixer section, two channels of  $\Sigma\Delta$  ADC conversion, two channels of  $\Sigma\Delta$  DAC conversion and Data Direct Scrambling (D<sup>2</sup>S) rate generators.

## FUNCTIONAL DESCRIPTION

This section overviews the functionality of the AD1885 and is intended as a general introduction to the capabilities of the device. Detailed reference information may be found in the descriptions of the Indexed Control Registers.

### Analog Inputs

The Codec contains a stereo pair of  $\Sigma\Delta$  ADCs. Inputs to the ADC may be selected from the following analog signals: telephony (PHONE\_IN), mono microphone (MIC1 or MIC2), stereo line (LINE\_IN), auxiliary line input (AUX), stereo CD ROM (CD), stereo audio from a video source (VIDEO) and post-mixed stereo or mono line output (LINE\_OUT).

### Analog Mixing

PHONE\_IN, MIC1 or MIC2, LINE\_IN, AUX, CD, and VIDEO can be mixed in the analog domain with the stereo output from the DACs. Each channel of the stereo analog inputs may be independently gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps. The summing path for the mono inputs (PHONE\_IN, MIC1, and MIC2 to LINE\_OUT and HP\_OUT) duplicates mono channel data on both the left and right LINE\_OUT and HP\_OUT. Additionally, the PC attention signal (PC\_BEEP) may be mixed with the line output and headphone. A switch allows the output of the DACs to bypass the PHAT Stereo 3D enhancement.

### Digital Audio Mode

The AD1885 is designed with a Digital Audio Mode (DAM) that allows mixing of all analog inputs, independent of the DAC output signal path. Mixed analog input signals may be sent to the ADCs for processing by the DC '97 controller or the host, and may be used during simultaneous capture and playback at different sample rates.

### Analog-to-Digital Signal Path

The selector sends left and right channel information to the programmable gain amplifier (PGA). The PGA following the selector allows independent gain control for each channel entering the ADC from 0 dB to +22.5 dB in 1.5 dB steps. Each channel of the ADC is independent, and can process left and right channel data at different sample rates.

## Sample Rates and D<sup>2</sup>S

The AD1885 default mode sets the Codec to operate at 48 kHz sample rates. The converter pairs may process left and right channel data at different sample rates. The AD1885 sample rate generator allows the Codec to instantaneously change and process sample rates from 7040 Hz to 48 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below -90 dB. The AD1885 uses a 4-bit  $\Sigma\Delta$  structure and D<sup>2</sup>S to enhance noise immunity on motherboards and in PC enclosures, and to suppress idle tones below the device's quantization noise floor. The D<sup>2</sup>S process pushes noise and distortion artifacts caused by errors in the multibit DAC to frequencies beyond the auditory response of the human ear and then filters them.

### Digital-to-Analog Signal Path

The analog output of the DAC may be gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps, and summed with any of the analog input signals. The summed analog signal enters the Master Volume stage where each channel of the mixer output may be attenuated from 0 dB to -94.5 dB in 1.5 dB steps or muted.

### Analog Outputs

The AD1885 offers a line output controlled by the Master Volume control and an integrated headphone driver with independent control.

### Host-Based Echo Cancellation Support

The AD1885 supports time correlated I/O data format by presenting mic data on the left channel of the ADC and the mono summation of left and right output on the right channel. The ADC is splittable; left and right ADC data can be sampled at different rates.

### Telephony Modem Support

The AD1885 contains a V.34-capable analog front end for supporting host-based and data pump modems. The modem DAC typical dynamic range is 90 dB over a 4.2 kHz analog output passband where  $F_s = 12.8$  kHz. The left channel of the ADC and DAC may be used to convert modem data at the same sample rate in the range between 7040 Hz and 48 kHz. All programmed sample rates have a resolution of 1 Hz. The AD1885 supports irrational V.34 sample rates with 8/7 and 10/7 selectable multiplier coefficients.

### Power Management Modes

The AD1885 is designed to meet notebook and ACPI power consumption requirements through flexible power management control of all internal resources. The following subsections may be independently controlled:

- ADCs and Input Mux Power-Down
- DACs Power-Down
- Analog Mixer Power-Down
- Digital Interface Power-Down
- Internal Clocks Disabled
- ADC and DAC Power-Down
- VREF Standby Mode
- Low-Power Mixer Mode—CD Mixer Alive Only Mode
- Mixer Bypass Mode (Digital Audio)
- Headphone

## Indexed Control Registers

| Reg Num        | Name                              | D15              | D14         | D13          | D12          | D11        | D10       | D9         | D8         | D7         | D6          | D5          | D4          | D3         | D2   | D1   | D0        | Default |
|----------------|-----------------------------------|------------------|-------------|--------------|--------------|------------|-----------|------------|------------|------------|-------------|-------------|-------------|------------|------|------|-----------|---------|
| 00h            | Reset                             | X                | SE4         | SE3          | SE2          | SE1        | SE0       | ID9        | ID8        | ID7        | ID6         | ID5         | ID4         | ID3        | ID2  | ID1  | ID0       | 0410h   |
| 02h            | Master Volume                     | MM               | X           | LMV5         | LMV4         | LMV3       | LMV2      | LMV1       | LMV0       | X          | X           | RMV5        | RMV4        | RMV3       | RMV2 | RMV1 | RMV0      | 8000h   |
| 04h            | Headphones Volume                 | HPM              | X           | LHV5         | LHV4         | LHV3       | LHV2      | LHV1       | LHV0       | X          | X           | RHV5        | RHV4        | RHV3       | RHV2 | RHV1 | RHV0      | 8000h   |
| 06h            | Master Volume Mono                | MMM              | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | MMV4        | MMV3       | MMV2 | MMV1 | MMV0      | 8000h   |
| 08h            | Reserved                          | X                | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | X          | X    | X    | X         | X       |
| 0Ah            | PC BEEP Volume                    | PCM              | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | PCV3        | PCV2       | PCV1 | PCV0 | X         | 8000h   |
| 0Ch            | Phone In Volume                   | PHM              | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | PHV4        | PHV3       | PHV2 | PHV1 | PHV0      | 8008h   |
| 0Eh            | MIC Volume                        | MCM              | X           | X            | X            | X          | X         | X          | X          | X          | M20         | X           | MCV4        | MCV3       | MCV2 | MCV1 | MCV0      | 8008h   |
| 10h            | Line In Volume                    | LM               | X           | X            | LLV4         | LLV3       | LLV2      | LLV1       | LLV0       | X          | X           | X           | RLV4        | RLV3       | RLV2 | RLV1 | RLV0      | 8808h   |
| 12h            | CD Volume                         | CVM              | X           | X            | LCV4         | LCV3       | LCV2      | LCV1       | LCV0       | X          | X           | X           | RCV4        | RCV3       | RCV2 | RCV1 | RCV0      | 8808h   |
| 14h            | Video Volume                      | VM               | X           | X            | LVV4         | LVV3       | LVV2      | LVV1       | LVV0       | X          | X           | X           | RVV4        | RVV3       | RVV2 | RVV1 | RVV0      | 8808h   |
| 16h            | Aux Volume                        | AM               | X           | X            | LAV4         | LAV3       | LAV2      | LAV1       | LAV0       | X          | X           | X           | RAV4        | RAV3       | RAV2 | RAV1 | RAV0      | 8808h   |
| 18h            | PCM Out Volume                    | OM               | X           | X            | LOV4         | LOV3       | LOV2      | LOV1       | LOV0       | X          | X           | X           | ROV4        | ROV3       | ROV2 | ROV1 | ROV0      | 8808h   |
| 1Ah            | Record Select                     | X                | X           | X            | X            | X          | LS2       | LS1        | LS0        | X          | X           | X           | X           | X          | RS2  | RS1  | RS0       | 0000h   |
| 1Ch            | Record Gain                       | IM               | X           | X            | X            | LIM3       | LIM2      | LIM1       | LIM0       | X          | X           | X           | X           | RIM3       | RIM2 | RIM1 | RIM0      | 8000h   |
| 1Eh            | Reserved                          | X                | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | X          | X    | X    | X         | X       |
| 20h            | General Purpose                   | POP              | X           | 3D           | X            | X          | X         | MIX        | MS         | LPBK       | X           | X           | X           | X          | X    | X    | X         | 0000h   |
| 22h            | 3D Control                        | X                | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | DP3        | DP2  | DP1  | DP0       | 0000h   |
| 26h            | Power-Down Cntrl/Stat             | X                | X           | PR5          | PR4          | PR3        | PR2       | PR1        | PR0        | X          | X           | X           | X           | REF        | ANL  | DAC  | ADC       | 000Xh   |
| 28h            | Extended Audio ID                 | ID1              | ID0         | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | X          | X    | X    | VRA       | 0001h   |
| 2Ah            | Extended Audio Stat/Ctrl          | X                | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | X          | X    | X    | VRA       | 0000h   |
| 2Ch/<br>(7Ah)* | PCM DAC Rate (SR1)                | SR15             | SR14        | SR13         | SR12         | SR11       | SR10      | SR9        | SR8        | SR7        | SR6         | SR5         | SR4         | SR3        | SR2  | SR1  | SR0       | BB80h   |
| 32h/<br>(78h)* | PCM ADC Rate (SR0)                | SR15             | SR14        | SR13         | SR12         | SR11       | SR10      | SR9        | SR8        | SR7        | SR6         | SR5         | SR4         | SR3        | SR2  | SR1  | SR0       | BB80h   |
| 34h            | Reserved                          | X                | X           | X            | X            | X          | X         | X          | X          | X          | X           | X           | X           | X          | X    | X    | X         | X       |
| ..             | ..                                | ..               | ..          | ..           | ..           | ..         | ..        | ..         | ..         | ..         | ..          | ..          | ..          | ..         | ..   | ..   | ..        | ..      |
| 72h            | Jack Sense/Audio Interrupt/Status | JS1_OUT<br>FUNCT | JS0_<br>OUT | JS1<br>PUDIS | JS0<br>PUDIS | JS1_<br>OE | JS0<br>OE | JS1<br>DIS | JS0<br>DIS | JS1<br>CLR | JS0_<br>CLR | JS1<br>MODE | JS0<br>MODE | AUD<br>INT | JS1  | JS0  | JS<br>INT | 0000h   |
| 74h            | Serial Configuration              | SLOT<br>16       | REG<br>M2   | REG<br>M1    | REG<br>M0    | X          | X         | DHWR       | X          |            | X           | X           | X           | X          | X    | X    | X         | 7000h   |
| 76h            | Miscellaneous Control Bits        | DAC<br>Z         | LPMI<br>X   | X            | DAM          | DMS        | DLSR      | X          | ALSR       | MOD<br>EN  | SRX1<br>0D7 | SRX8<br>D7  | X           | X          | DRSR | X    | ARSR      | 0404h   |
| 7Ch            | Vendor ID1                        | F7               | F6          | F5           | F4           | F3         | F2        | F1         | F0         | S7         | S6          | S5          | S4          | S3         | S2   | S1   | S0        | 4144h   |
| 7Eh            | Vendor ID2                        | T7               | T6          | T5           | T4           | T3         | T2        | T1         | T0         | REV7       | REV6        | REV5        | REV4        | REV3       | REV2 | REV1 | REV0      | 5360h   |

## NOTES

All registers not shown and bits containing an X are assumed to be reserved.

Odd register addresses are aliased to the next lower even address.

Reserved registers should not be written.

Zeros should be written to reserved bits.

\*Indicates Aliased register for AD1819B backward compatibility.

# AD1885

## Reset (Index 00h)

| Reg Num | Name  | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|---------|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 00h     | Reset | X   | SE4 | SE3 | SE2 | SE1 | SE0 | ID9 | ID8 | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 | 0410h   |

Note: Writing any value to this register performs a register reset, which causes all registers to revert to their default values (except 74h, which forces the serial configuration). Reading this register returns the ID code of the part and a code for the type of 3D Stereo Enhancement.

ID[9:0] Identify Capability. The ID decodes the capabilities of AD1885 based on the following:

| Bit = 1 | Function                          | AD1885 |
|---------|-----------------------------------|--------|
| ID0     | Dedicated MIC PCM In Channel      | 0      |
| ID1     | Modem Line Codec Support          | 0      |
| ID2     | Bass and Treble Control           | 0      |
| ID3     | Simulated Stereo (Mono to Stereo) | 0      |
| ID4     | Headphone Out Support             | 1      |
| ID5     | Loudness (Bass Boost) Support     | 0      |
| ID6     | 18-Bit DAC Resolution             | 0      |
| ID7     | 20-Bit DAC Resolution             | 0      |
| ID8     | 18-Bit ADC Resolution             | 0      |
| ID9     | 20-Bit ADC Resolution             | 0      |

SE[4:0] Stereo Enhancement. The 3D stereo enhancement identifies the Analog Devices 3D stereo enhancement.

## Master Volume Registers (Index 02h)

| Reg Num | Name          | D15 | D14 | D13  | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|---------|---------------|-----|-----|------|------|------|------|------|------|----|----|------|------|------|------|------|------|---------|
| 02h     | Master Volume | MM  | X   | LMV5 | LMV4 | LMV3 | LMV2 | LMV1 | LMV0 | X  | X  | RMV5 | RMV4 | RMV3 | RMV2 | RMV1 | RMV0 | 8000h   |

RMV[5:0] Right Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of –94.5 dB.

LMV[5:0] Left Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of –94.5 dB.

MM Master Volume Mute. When this bit is set to “1,” the channel is muted.

| MM | xMV5 . . . xMV0 | Function             |
|----|-----------------|----------------------|
| 0  | 00 0000         | 0 dB Attenuation     |
| 0  | 01 1111         | –46.5 dB Attenuation |
| 0  | 11 1111         | –94.5 dB Attenuation |
| 1  | xx xxxx         | –∞ dB Attenuation    |

## Headphones Volume Registers (Index 04h)

| Reg Num | Name              | D15 | D14 | D13  | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|---------|-------------------|-----|-----|------|------|------|------|------|------|----|----|------|------|------|------|------|------|---------|
| 04h     | Headphones Volume | HPM | X   | LHV5 | LHV4 | LHV3 | LHV2 | LHV1 | LHV0 | X  | X  | RHV5 | RHV4 | RHV3 | RHV2 | RHV1 | RHV0 | 8000h   |

RHV[5:0] Right Headphone Volume Control. The least significant bit represents 1.5 dB. This register controls the output from +6 dB to a maximum attenuation of –88.5 dB.

LHV[5:0] Left Headphone Volume Control. The least significant bit represents 1.5 dB. This register controls the output from +6 dB to a maximum attenuation of –88.5 dB.

HPM Headphone Volume Mute. When this bit is set to “1,” the channel is muted.

| HPM | xHV5 . . . xHV0 | Function             |
|-----|-----------------|----------------------|
| 0   | 00 0000         | 6 dB Gain            |
| 0   | 01 1111         | –40.5 dB Attenuation |
| 0   | 11 1111         | –88.5 dB Attenuation |
| 1   | xx xxxx         | –∞ dB Attenuation    |

## Master Volume Mono (Index 06h)

| Reg Num | Name               | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|--------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|------|------|------|------|------|---------|
| 06h     | Master Volume Mono | MMM | X   | X   | X   | X   | X   | X  | X  | X  | X  | X  | MMV4 | MMV3 | MMV2 | MMV1 | MMV0 | 8000h   |

MMV[4:0] Mono Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.

MMM Mono Master Volume Mute. When this bit is set to “1,” the channel is muted.

## PC Beep Register (Index 0Ah)

| Reg Num | Name           | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0 | Default |
|---------|----------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|------|------|------|------|----|---------|
| 0Ah     | PC_BEEP Volume | PCM | X   | X   | X   | X   | X   | X  | X  | X  | X  | X  | PCV3 | PCV2 | PCV1 | PCV0 | X  | 8000h   |

PCV[3:0] PC Beep Volume Control. The least significant bit represents 3 dB attenuation. This register controls the output from 0 dB to a maximum attenuation of –45 dB. The PC Beep is routed to Left and Right Line outputs even when AD1885 is in a RESET state. This is so that Power-On Self-Test (POST) codes can be heard by the user in case of a hardware problem with the PC.

PCM PC Beep Mute. When this bit is set to “1,” the channel is muted.

| PCM | PCV3 . . . PCV0 | Function           |
|-----|-----------------|--------------------|
| 0   | 0000            | 0 dB Attenuation   |
| 0   | 1111            | –45 dB Attenuation |
| 1   | xxxx            | ∞ dB Attenuation   |

# AD1885

## Phone Volume (Index 0Ch)

| Reg Num | Name         | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|--------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|------|------|------|------|------|---------|
| 0Ch     | Phone Volume | PHM | X   | X   | X   | X   | X   | X  | X  | X  | X  | X  | PHV4 | PHV3 | PHV2 | PHV1 | PHV0 | 8008h   |

PHV[4:0] Phone Volume. Allows setting the Phone Volume Attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

PHM Phone Mute. When this bit is set to “1,” the channel is muted.

## MIC Volume (Index 0Eh)

| Reg Num | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6  | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|------------|-----|-----|-----|-----|-----|-----|----|----|----|-----|----|------|------|------|------|------|---------|
| 0Eh     | MIC Volume | MCM | X   | X   | X   | X   | X   | X  | X  | X  | M20 | X  | MCV4 | MCV3 | MCV2 | MCV1 | MCV0 | 8008h   |

MCV[4:0] MIC Volume Gain. Allows setting the MIC Volume attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

M20 Microphone 20 dB Gain Block  
0 = Disabled; Gain = 0 dB  
1 = Enabled; Gain = 20 dB.

MCM MIC Mute. When this bit is set to “1,” the channel is muted.

## Line In Volume (Index 10h)

| Reg Num | Name           | D15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|----------------|-----|-----|-----|------|------|------|------|------|----|----|----|------|------|------|------|------|---------|
| 10h     | Line In Volume | LM  | X   | X   | LLV4 | LLV3 | LLV2 | LLV1 | LLV0 | X  | X  | X  | RLV4 | RLV3 | RLV2 | RLV1 | RLV0 | 8808h   |

RLV[4:0] Right Line In Volume. Allows setting the Line In right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LLV[4:0] Line In Volume Left. Allows setting the Line In left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LM Line In Mute. When this bit is set to “1,” the channel is muted.

## CD Volume (Index 12h)

| Reg Num | Name      | D15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|-----------|-----|-----|-----|------|------|------|------|------|----|----|----|------|------|------|------|------|---------|
| 12h     | CD Volume | CVM | X   | X   | LCV4 | LCV3 | LCV2 | LCV1 | LCV0 | X  | X  | X  | RCV4 | RCV3 | RCV2 | RCV1 | RCV0 | 8808h   |

RCV[4:0] Right CD Volume. Allows setting the CD right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LCV[4:0] Left CD Volume. Allows setting the CD left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

CVM CD Volume Mute. When this bit is set to “1,” the channel is muted.

**Video Volume (Index 14h)**

| Reg Num | Name         | D15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|--------------|-----|-----|-----|------|------|------|------|------|----|----|----|------|------|------|------|------|---------|
| 14h     | Video Volume | VM  | X   | X   | LVV4 | LVV3 | LVV2 | LVV1 | LVV0 | X  | X  | X  | RVV4 | RVV3 | RVV2 | RVV1 | RVV0 | 8808h   |

RVV[4:0] Right Video Volume. Allows setting the Video right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LVV[4:0] Left Video Volume. Allows setting the Video left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

VM Video Mute. When this bit is set to “1,” the channel is muted.

**AUX Volume (Index 16h)**

| Reg Num | Name       | D15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|------------|-----|-----|-----|------|------|------|------|------|----|----|----|------|------|------|------|------|---------|
| 16h     | Aux Volume | AM  | X   | X   | LAV4 | LAV3 | LAV2 | LAV1 | LAV0 | X  | X  | X  | RAV4 | RAV3 | RAV2 | RAV1 | RAV0 | 8808h   |

RAV[4:0] Right Aux Volume. Allows setting the Aux right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LAV[4:0] Left Aux Volume. Allows setting the Aux left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

AM Aux Mute. When this bit is set to “1,” the channel is muted.

**PCM Out Volume (Index 18h)**

| Reg Num | Name           | D15 | D14 | D13 | D12  | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4   | D3   | D2   | D1   | D0   | Default |
|---------|----------------|-----|-----|-----|------|------|------|------|------|----|----|----|------|------|------|------|------|---------|
| 18h     | PCM Out Volume | OM  | X   | X   | LOV4 | LOV3 | LOV2 | LOV1 | LOV0 | X  | X  | X  | ROV4 | ROV3 | ROV2 | ROV1 | ROV0 | 8808h   |

ROV[4:0] Right PCM Out Volume. Allows setting the PCM right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

LOV[4:0] Left PCM Out Volume. Allows setting the PCM left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.

OM PCM Out Volume Mute. When this bit is set to “1,” the channel is muted.

**Volume Table**

| xM | x4 . . . x0 | Function      |
|----|-------------|---------------|
| 0  | 00000       | +12 dB Gain   |
| 0  | 01000       | 0 dB Gain     |
| 0  | 11111       | –34.5 dB Gain |
| 1  | xxxxx       | –∞ dB Gain    |

# AD1885

## Record Select Control Register (Index 1Ah)

| Reg Num | Name          | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4 | D3 | D2  | D1  | D0  | Default |
|---------|---------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|-----|-----|-----|---------|
| 1Ah     | Record Select | X   | X   | X   | X   | X   | LS2 | LS1 | LS0 | X  | X  | X  | X  | X  | RS2 | RS1 | RS0 | 0000h   |

RS[2:0] Right Record Select

LS[2:0] Left Record Select.

Used to select the record source independently for right and left. See table for legend.

The default value is 0000h, which corresponds to MIC in.

| RS2 . . . RS0 | Right Record Source |
|---------------|---------------------|
| 0             | MIC                 |
| 1             | CD_R                |
| 2             | VIDEO_R             |
| 3             | AUX_R               |
| 4             | LINE_IN_R           |
| 5             | Stereo Mix (R)      |
| 6             | Mono Mix            |
| 7             | PHONE_IN            |

| LS2 . . . LS0 | Left Record Source |
|---------------|--------------------|
| 0             | MIC                |
| 1             | CD_L               |
| 2             | VIDEO_L            |
| 3             | AUX_L              |
| 4             | LINE_IN_L          |
| 5             | Stereo Mix (L)     |
| 6             | Mono Mix           |
| 7             | PHONE_IN           |

## Record Gain (Index 1Ch)

| Reg Num | Name        | D15 | D14 | D13 | D12 | D11  | D10  | D9   | D8   | D7 | D6 | D5 | D4 | D3   | D2   | D1   | D0   | Default |
|---------|-------------|-----|-----|-----|-----|------|------|------|------|----|----|----|----|------|------|------|------|---------|
| 1Ch     | Record Gain | IM  | X   | X   | X   | LIM3 | LIM2 | LIM1 | LIM0 | X  | X  | X  | X  | RIM3 | RIM2 | RIM1 | RIM0 | 8000h   |

RIM[3:0] Right Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.

LIM[3:0] Left Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.

IM Input Mute.  
 0 = Unmuted,  
 1 = Muted or  $-\infty$  dB gain.

| IM | xIM3 . . . xIM0 | Function          |
|----|-----------------|-------------------|
| 0  | 1111            | +22.5 dB Gain     |
| 0  | 0000            | 0 dB Gain         |
| 1  | xxxxx           | $-\infty$ dB Gain |



**General-Purpose Register (Index 20h)**

| Reg Num | Name            | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8 | D7   | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|---------|-----------------|-----|-----|-----|-----|-----|-----|-----|----|------|----|----|----|----|----|----|----|---------|
| 20h     | General-Purpose | POP | X   | 3D  | X   | X   | X   | MIX | MS | LPBK | X  | X  | X  | X  | X  | X  | X  | 0000h   |

Note: This register should be read before writing to generate a mask for only the bit(s) that need to be changed.

LPBK                Loopback Control. ADC/DAC Digital Loopback Mode

MS                MIC Select  
                      0 = MIC1  
                      1 = MIC2.

MIX               Mono Output Select  
                      0 = Mix  
                      1 = MIC.

3D                3D PHAT Stereo Enhancement  
                      0 = PHAT Stereo is off.  
                      1 = PHAT Stereo is on.

POP               PCM Output Path and Mute. The POP bit controls the optional PCM out 3D bypass path (the pre- and post-3D PCM out paths are mutually exclusive).  
                      0 = pre-3D  
                      1 = post-3D.

**3D Control Register (Index 22h)**

| Reg Num | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  | Default |
|---------|------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|-----|-----|-----|-----|---------|
| 22h     | 3D Control | X   | X   | X   | X   | X   | X   | X  | X  | X  | X  | X  | X  | DP3 | DP2 | DP1 | DP0 | 0000h   |

DP[2:0]           Depth Control. Sets 3D “Depth” PHAT Stereo enhancement according to table below.

| DP3 . . . DP0 | Depth  |
|---------------|--------|
| 0000          | 0%     |
| 0001          | 6.67%  |
| .             | .      |
| .             | .      |
| 14            | 93.33% |
| 15            | 100%   |

# AD1885

## Subsection Ready Register (Index 26h)

| Reg Num | Name                  | D15  | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  | Default |
|---------|-----------------------|------|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|-----|-----|-----|-----|---------|
| 26h     | Power-Down Cntrl/Stat | EAPD | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 | X  | X  | X  | X  | REF | ANL | DAC | ADC | 000zh   |

Note: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indicate the status for the AD1885 subsections. If the bit is a one, then that subsection is “ready.” Ready is defined as the subsection able to perform in its nominal state.

ADC ADC section ready to transmit data.

DAC DAC section ready to accept data.

ANL Analog gainuators, attenuators, and mixers ready.

REF Voltage References, VREF and VREFOUT up to nominal level.

PR[5:0] AD1885 Power-Down Modes. The first three bits are to be used individually rather than in combination with each other. The last bit PR3 can be used in combination with PR2 or by itself. The mixer and reference cannot be powered down via PR3 unless the ADCs and DACs are also powered down. Nothing else can be powered up until the reference is up.

PR0 – Power-Down ADC

PR1 – Power-Down DAC

PR2 – Power-Down Analog Mixer

PR3 – Power-Down  $V_{REF}$  and  $V_{REFOUT}$

PR4 – Power-Down AC-Link

PR5 – Power-Down Internal Clock

PR6 – Power-Down Headphone

EAPD – External AMP Power-Down Control Signal

PR5 has no effect unless all ADCs, DACs, and the AC-Link are powered down. The reference and the mixer can either be up or down, but all power-up sequences must be allowed to run to completion before PR5 and PR4 are both set.

In multiple-codec systems, the master codec’s PR5 and PR4 bits control the slave codec. PR5 is also effective in the slave codec if the master’s PR5 bit is clear, but the PR4 bit has no effect except to enable or disable PR5.

| Power-Down State             | EAPD | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 |
|------------------------------|------|-----|-----|-----|-----|-----|-----|-----|
| ADC Power-Down               | X    | 0   | 0   | 0   | 0   | 0   | 0   | 1   |
| DAC Power-Down               | X    | 0   | 0   | 0   | 0   | 0   | 1   | 0   |
| ADC and DAC Power-Down       | X    | 0   | 0   | 0   | 0   | 0   | 1   | 1   |
| Mixer Power-Down             | X    | 0   | 0   | 0   | 0   | 1   | 0   | 0   |
| ADC + Mixer Power-Down       | X    | 0   | 0   | 0   | 0   | 1   | 0   | 1   |
| DAC + Mixer Power-Down       | X    | 0   | 0   | 0   | 0   | 1   | 1   | 0   |
| ADC + DAC + Mixer Power-Down | X    | 0   | 0   | 0   | 0   | 1   | 1   | 1   |
| Standby                      | X    | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

## Extended Audio ID Register (Index 28h)

| Reg Num | Name              | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  | Default |
|---------|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|-----|---------|
| 28h     | Extended Audio ID | ID1 | ID0 | X   | X   | X   | X   | X  | X  | X  | X  | X  | X  | X  | X  | X  | VRA | 0001h   |

Note: The Extended Audio ID is a *read only* register.

VRA Variable Rate Audio. VRA = 1 indicates support for Variable Rate Audio.

ID[1:0] ID1, ID0 is a 2-bit field that indicates the codec configuration: Primary is 00; Secondary is 01.

**Extended Audio Status and Control Register (Index 2Ah)**

| Reg Num | Name                   | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0  | Default |
|---------|------------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|-----|---------|
| 2Ah     | Extended Audio St/Ctrl | X   | X   | X   | X   | X   | X   | X  | X  | X  | X  | X  | X  | X  | X  | X  | VRA | 0000h   |

Note: The Extended Audio Status and Control Register is a read/write register that provides status and control of the extended audio features.

VRA Variable Rate Audio. VRA = 1 enables support for Variable Rate Audio mode (sample rate control registers and SLOTREQ signaling).

**PCM DAC Rate Register (Index 2Ch)**

| Reg Num   | Name         | D15  | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-----------|--------------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 2Ch/(7Ah) | PCM DAC Rate | SR15 | SR14 | SR13 | SR12 | SR11 | SR10 | SR9 | SR8 | SR7 | SR6 | SR5 | SR4 | SR3 | SR2 | SR1 | SR0 | BB80h   |

Note: 2Ch is an alias for 7Ah. The VRA bit in register 2Ah must be set for the alias to work; if a zero is written to VRA, both sample rates are reset to 48 kHz.

SR[15:0] Writing to this register allows programming of the sampling frequency from 7040 Hz (1B80h) to 48 kHz (BB80h) in 1 Hz increments. Programming a value outside of the range 7040 Hz (1b80h) to 48000 Hz (BB80h) causes the codec to saturate. For all rates, if the value written to the register is supported, that value will be echoed back when read, otherwise the closest rate supported is returned.

**PCM ADC Rate Register (Index 32h)**

| Reg Num   | Name         | D15  | D14  | D13  | D12  | D11  | D10  | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  | Default |
|-----------|--------------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|
| 32h/(78h) | PCM ADC Rate | SR15 | SR14 | SR13 | SR12 | SR11 | SR10 | SR9 | SR8 | SR7 | SR6 | SR5 | SR4 | SR3 | SR2 | SR1 | SR0 | BB80h   |

Note: 32h is an alias for 78h. The VRA bit in register 2Ah must be set for the alias to work; if a zero is written to VRA, both sample rates are reset to 48 kHz.

SR[15:0] Writing to this register allows programming of the sampling frequency from 7040 Hz (1B80h) to 48 kHz (BB80h) in 1 Hz increments. Programming a value outside of the range 7040 Hz (1b80h) to 48000 Hz (BB80h) causes the codec to saturate. For all rates, if the value written to the register is supported, that value will be echoed back when read; otherwise, the closest rate supported is returned.

**Jack Sense/Audio Interrupt/Status Register (Index 72h)**

| Reg Num | Name                              | D15            | D14     | D13       | D12       | D11    | D10    | D9      | D8      | D7      | D6      | D5       | D4       | D3      | D2  | D1  | D0     | Default |
|---------|-----------------------------------|----------------|---------|-----------|-----------|--------|--------|---------|---------|---------|---------|----------|----------|---------|-----|-----|--------|---------|
| 72h     | Jack Sense/Audio Interrupt/Status | JS1_OUT/ FUNCT | JS0_OUT | JS1_PUDIS | JS0_PUDIS | JS1_OE | JS0_OE | JS1_DIS | JS0_DIS | JS1_CLR | JS0_CLR | JS1_MODE | JS0_MODE | AUD INT | JS1 | JS0 | JS INT | 0000h   |

Note: all register bits are *read/write* except for AUDINT, JSINT, JS0 and JS1, which are *read only*.

JSINT Indicates that a jack sense interrupt has been generated by JS0 or JS1. Remains set until all JS enabled interrupts are cleared.

JS0 Indicates Pin JS0 state.

JS1 Indicates Pin JS1 state.

AUDINT Indicates the Codec has generated audio interrupt. Remains set until software clears all pending interrupts.

JS0MODE Sets JS0 pin input mode, 1 = Interrupt 0 = Jack Sense.

JS1MODE Sets JS1 pin input mode, 1 = Interrupt 0 = Jack Sense.

JS0CLR This bit is set by the Codec when there is a pending JS0 interrupt. Software must clear this bit to clear the JS0 interrupt status bit.

JS1CLR This bit is set by the Codec when there is a pending JS1 interrupt. Software must clear this bit to clear the JS1 interrupt status bit.

JS0DIS If the JS0DIS bit is set, the Codec ignores Jack Sense pin JS0.

JS1DIS If the JS1DIS bit is set, the Codec ignores Jack Sense pin JS1.

# AD1885

|               |   |
|---------------|---|
| JS0_OE        | Enables JS0 pin as a general-purpose output.  |
| JS1_OE        | Enables JS1 pin as a general-purpose output.  |
| JS0PUDIS      | Setting the JS0PUDIS bit disables the JS0 pin internal pull-up.   |
| JS1PUDIS      | Setting the JS1PUDIS bit disables the JS1 pin internal pull-up.   |
| JS0_OUT       | When enabled as GPO, the JS0 pin reflects the state of the JS0_OUT bit.   |
| JS1_OUT/FUNCT | When enabled as GPO, the JS1 pin reflects the state of the JS1_OUT bit, otherwise this bit can be set to change the functionality of JS1 so that only LINE_OUT is muted when JS1 is high. |

## Serial Configuration (Index 74h)

| Reg Num | Name                 | D15     | D14   | D13   | D12   | D11 | D10 | D9   | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|---------|----------------------|---------|-------|-------|-------|-----|-----|------|----|----|----|----|----|----|----|----|----|---------|
| 74h     | Serial Configuration | SLOT 16 | REGM2 | REGM1 | REGM0 | X   | X   | DHWR | X  | X  | X  | X  | X  | X  | X  | X  | X  | X       |

Note: this register is not reset when the reset register (register 00h) is written.

|        |                              |
|--------|------------------------------|
| DHWR   | Disable Hardware Reset.      |
| REGM0  | Master Codec register mask.  |
| REGM1  | Slave 1 Codec register mask. |
| REGM2  | Slave 2 Codec register mask. |
| SLOT16 | Enable 16-bit slots.         |

If your system uses only a single AD1885, you can ignore the register mask.

SLOT16 makes all AC-Link slots 16 bits in length, formatted into 16 slots.

## Miscellaneous Control Bits (Index 76h)

| Reg Num | Name              | D15   | D14    | D13 | D12 | D11 | D10  | D9 | D8   | D7     | D6       | D5      | D4 | D3 | D2   | D1 | D0   | Default |
|---------|-------------------|-------|--------|-----|-----|-----|------|----|------|--------|----------|---------|----|----|------|----|------|---------|
| 76h     | Misc Control Bits | DAC Z | LPMI X | X   | DAM | DMS | DLSR | X  | ALSR | MOD EN | SRX10 D7 | SRX8 D7 | X  | X  | DRSR | X  | ARSR | 0000h   |

|         |  |
|---------|--|
| ARSR    | ADC right sample generator select<br>0 = SR0 Selected (32h)<br>1 = SR1 Selected (2Ch).     |
| DRSR    | DAC right sample generator select<br>0 = SR0 Selected (32h)<br>1 = SR1 Selected (2Ch).     |
| SRX8D7  | Multiply SR1 rate by 8/7.  |
| SRX10D7 | Multiply SR1 rate by 10/7. SRX10D7 and SRX8D7 are mutually exclusive.                      |
| MODEN   | Modem filter enable (left channel only). Change only when DACs and ADCs are powered down.  |
| ALSR    | ADC left sample generator select<br>0 = SR0 Selected (32h)<br>1 = SR1 Selected (2Ch).      |
| DLSR    | DAC left sample generator select<br>0 = SR0 Selected (32h)<br>1 = SR1 Selected (2Ch).      |
| DMS     | Digital Mono Select.<br>0 = Mixer<br>1 = Left DAC and Right DAC.                           |
| DAM     | Digital Audio Mode. DAC Outputs bypass analog mixer and sent directly to the codec output. |
| LPMIX   | Low Power Mixer.   |
| DACZ    | Zero fill (vs. repeat) if DAC is starved for data.   |

**Sample Rate 0 (Index 78h)**

| Reg Num   | Name          | D15   | D14   | D13   | D12   | D11   | D10   | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|-----------|---------------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|---------|
| (32h)/78h | Sample Rate 0 | SR015 | SR014 | SR013 | SR012 | SR011 | SR010 | SR09 | SR08 | SR07 | SR06 | SR05 | SR04 | SR03 | SR02 | SR01 | SR00 | BB80h   |

Note: 32h is an alias for 78h. The VRA bit in register 2Ah must be set for the alias to work; if a zero is written to VRA, both sample rates are reset to 48 kHz.

SR0[15:0] Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h) in 1 Hertz increments. Programming a value greater than 48 kHz or less than 7 kHz may cause unpredictable results.

**Sample Rate 1 (Index 7Ah)**

| Reg Num   | Name          | D15   | D14   | D13   | D12   | D11   | D10   | D9   | D8   | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|-----------|---------------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|---------|
| (2Ch)/7Ah | Sample Rate 1 | SR115 | SR114 | SR113 | SR112 | SR111 | SR110 | SR19 | SR18 | SR17 | SR16 | SR15 | SR14 | SR13 | SR12 | SR11 | SR10 | BB80h   |

Note: 2Ch is an alias for 7Ah. The VRA bit in register 2Ah must be set for the alias to work; if a zero is written to VRA, both sample rates are reset to 48 kHz.

SR1[15:0] Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h) in 1 Hertz increments. Programming a value greater than 48 kHz or less than 7 kHz may cause unpredictable results.

**Vendor ID Registers (Index 7Ch-Eh)**

| Reg Num | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Default |
|---------|------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|---------|
| 7Ch     | Vendor ID1 | F7  | F6  | F5  | F4  | F3  | F2  | F1 | F0 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 | 4144h   |

S[7:0] This register is ASCII encoded to "S."

F[7:0] This register is ASCII encoded to "D."

| Reg Num | Name       | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7   | D6   | D5   | D4   | D3   | D2   | D1   | D0   | Default |
|---------|------------|-----|-----|-----|-----|-----|-----|----|----|------|------|------|------|------|------|------|------|---------|
| 7Eh     | Vendor ID2 | T7  | T6  | T5  | T4  | T3  | T2  | T1 | T0 | REV7 | REV6 | REV5 | REV4 | REV3 | REV2 | REV1 | REV0 | 5360h   |

T[7:0] This register is ASCII encoded to "S."

REV[7:0] Revision Register field contains the revision number.

These bits are read-only and should be verified before accessing vendor defined features.

# AD1885

## APPLICATIONS CIRCUITS

The AD1885 has been designed to require a minimum amount of external circuitry. The recommended applications circuits are shown in Figures 9–18. Reference designs for the AD1885 are available and may be obtained by contacting your local Analog Devices sales representative or authorized distributor. Example shell programs for establishing a communications path between the AD1885 and an ADSP-21xx or ADSP-21xxx are also available.




Figure 9. Recommended One-Codec PWR/Decoupling and AC'97 Connections

## JACK SENSE OPERATION

The AD1885 features two Jack Sense pins (JS0 and JS1) that can be used to automatically mute the LINE\_OUT and/or MONO\_OUT audio outputs. When the Jack Sense pins are connected to the output jacks, the AD1885 can sense whether an audio plug has been inserted into a particular output jack and automatically mute the other unnecessary audio outputs.

The JS1 pin should normally be connected to the HP\_OUT jack to automatically mute the MONO\_OUT and LINE\_OUT audio signals, while the JS0 pin should normally be connected to the LINE\_OUT jack to automatically mute the MONO\_OUT signal. It is also possible to set the D15 bit in the Jack Sense Index Register (72h), which causes JS1 to only mute the LINE\_OUT signal. This option may be desirable in certain audio configurations. Table I summarizes the Jack Sense operation.

### Table I. Jack Sense Operation Table

| HP_OUT Plug<br>(JS1) | LINE_OUT Plug<br>(JS0) | Audio Output States<br>(REG 72h, D15 = 0)         | Audio Output States<br>(REG 72h, D15 = 1)         |
|----------------------|------------------------|---|---|
| OUT                  | OUT                    | HP_OUT = ON<br>LINE_OUT = ON<br>MONO_OUT = ON     | HP_OUT = ON<br>LINE_OUT = ON<br>MONO_OUT = ON     |
| OUT                  | IN                     | HP_OUT = ON<br>LINE_OUT = ON<br>MONO_OUT = MUTE   | HP_OUT = ON<br>LINE_OUT = ON<br>MONO_OUT = MUTE   |
| IN                   | OUT                    | HP_OUT = ON<br>LINE_OUT = MUTE<br>MONO_OUT = MUTE | HP_OUT = ON<br>LINE_OUT = MUTE<br>MONO_OUT = ON   |
| IN                   | IN                     | HP_OUT = ON<br>LINE_OUT = MUTE<br>MONO_OUT = MUTE | HP_OUT = ON<br>LINE_OUT = MUTE<br>MONO_OUT = MUTE |

NOTE: PLUG IN = JACK SENSE HIGH, PLUG OUT = JACK SENSE LOW.

The Jack Sense inputs are active high and their functionality is enabled by default on CODEC power-up. If necessary, the Jack Sense inputs can be individually disabled by writing to the D8 and D9 bits on the CODEC Jack Sense Index Register (72h).

The Jack Sense pins contain active internal pull-ups. If the Jack Sense inputs are not being used, they should be pulled down to digital ground using 10 kΩ resistors. This prevents LINE\_OUT and MONO\_OUT from becoming muted while the Jack Senses are enabled.

## CONNECTING THE JACK SENSES TO THE OUTPUT JACKS

## Headphone Jack

The diagram on Figure 10 shows the preferred method to connect the JS1 Jack Sense line to the HP\_OUT jack. This scheme requires a stereo jack with a normally closed and isolated single switch. The switch holds the Jack Sense line low (grounded) until an audio plug is inserted, causing the switch to open and the Jack Sense line to go high due to the CODEC internal pull-up. The R2 and R3 resistors keep the electrolytic output caps properly polarized while the HP\_OUT jack is not used.




Figure 10. Jack Sense Connection to HP\_OUT Jack, Using Isolated Switch

Alternatively, when an audio output jack containing an isolated switch is not available, the circuit shown on Figure 11 can be used. While the audio plug is out, this circuit keeps the Jack Sense line state low, by the pull-down affect of R2 (with no audio present) or by tracking the lower peaks of the HP\_OUT audio signal. Once an audio plug is inserted and the jack switch opens, the Jack Sense line switches to a high state due to the CODEC internal pull-up, which quickly charges C1 to DVDD.

The R2 and R3 resistors also keep the electrolytic output caps properly polarized while the HP OUT jack is not used.




Figure 11. Jack Sense Connection to HP\_OUT Jack, Using Nonisolated Switch

## LINE\_OUT Jack

Although not shown, if a LINE\_OUT jack is used and the jack sense functionality is desired, the LINE\_OUT jack should be wired in a similar configuration as shown above for the HP\_OUT jack (preferably Figure 10). The LINE\_OUT jack should normally be connected to the JS0 input, in order to mute the MONO\_OUT signal. We recommend that in this case the output coupling caps (C2, C3) be set to 2.2 μF. All other values should be kept the same.

## APPLICATION CIRCUITS

### CD-ROM CONNECTIONS

Typical CD-ROM drives generate 2 V rms output and require a voltage divider for compatibility with the Codec input (1 V rms range). The recommended circuit is basically a group of divide-by-two voltage dividers as shown on Figure 12.

The CD\_GND\_REF pin is used to cancel differential ground noise from the CD-ROM. For optimum noise cancellation, this section of the divider should have approximately half the impedance of the right and left channel section dividers.




Figure 12. Typical CD-ROM Audio Connections

### LINE\_IN, AUX AND VIDEO INPUT CONNECTIONS

Most of these audio sources also generate 2 V rms audio level and require a -6 dB input voltage divider to be compatible with the Codec inputs. Figure 13 shows the recommended application circuit. For applications requiring EMC compliance, the EMC components should be configured and selected to provide adequate RF immunity and emissions control.




Figure 13. LINE\_IN, AUX, and Video Input Connections



## MICROPHONE CONNECTIONS

The AD1885 contains an internal microphone preamp with 20 dB gain; in most cases a direct microphone connection as shown in Figure 14 is adequate. If the microphone level is too low, an external preamp can be added as shown in Figure 15. In either case the microphone bias can be derived from the Codec's internal reference ( $V_{REFOUT}$ ) using a 2.2 k $\Omega$  resistor. For the preamp circuit, the  $V_{REFOUT}$  signal can also provide the midpoint bias for the amplifier.

To meet the PC99 1.0A requirements, the MIC signal should be placed on the microphone jack tip and the bias on the ring. This configuration supports electret microphones with three conductor plugs, as well as dynamic microphones with two conductor plugs (ring and sleeve shorted together).

Additional filtering may be required to limit the microphone response to the audio band of interest.




Figure 14. Recommended Microphone Input Connections




Figure 15. Microphone with Additional External Preamp (20 dB Gain)

## LINE OUTPUT CONNECTIONS

The AD1885 Codec provides stereo LINE\_OUT signals at a standard 1 V rms level. These signals must be ac-coupled before they can be connected to an external load. After the ac-coupling, a minimal resistive load is recommended to keep the capacitors properly biased and reduce click and pop when plugging stereo equipment into the output jack. The capacitor values should be selected to provide a desired frequency response, taking into account the nominal impedance of the external load. To meet the PC99 specification for PCs, testing must be performed with a 10 k $\Omega$  load, therefore a 1  $\mu$ F value is recommended to achieve less than -3 dB roll-off at 20 Hz.




Figure 16. Recommended LINE\_OUT Connections

# AD1885

## PC\_BEEP INPUT CONNECTIONS

The recommended PC\_BEEP input circuit is shown below. Under most cases the PC\_BEEP signal should be attenuated, filtered and then ac-coupled into the Codec.




Figure 17. Recommended PC\_BEEP Connections

## GROUNDING AND LAYOUT

To reduce noise and emissions, Analog Devices recommends a split ground plane as shown in Figure 18. The purpose of splitting the ground plane is to create a low noise analog area that is somewhat isolated from the digital ground current noise generated by the system's logic. All the analog circuitry should be placed on the analog ground plane area.

For reference purposes, and to return power supply currents, the analog and digital ground planes must be connected at some point, ideally a small bridge under or near the Codec should be provided. A 0 Ω resistor or a ferrite bead should also be considered since these allow some flexibility in optimizing the layout to meet EMC requirements.




Figure 18. Recommended Split Ground Plane


## ANALOG POWER SUPPLY

To minimize audio noise, the Codec analog power supply (AVDD) should be well decoupled and regulated. In PC systems it is recommended that the analog supply be derived from the 12 V PC power supply using a localized linear voltage regulator. Preferably, the analog power supply should be connected to the Codec's analog section using a ferrite bead.

If a power plane layer is being used in the system design, it is recommended that the analog power plane for the Codec also be split (mirroring the analog ground plane). In this case, the analog power supply ferrite bead should bridge the isolation trench, close to the Codec location.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

48-Lead Thin Plastic Quad Flatpack (LQFP)  
(ST-48)

C00753-2.5-7/00 (rev. 0)

PRINTED IN U.S.A.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.