


International Rectifier

Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits


- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and di/dt Capability



IRFB3307ZPbF
IRFS3307ZPbF
IRFSL3307ZPbF

HEXFET® Power MOSFET

V_{DSS}	75V
$R_{DS(on)}$ typ.	4.6mΩ
max.	5.8mΩ
I_D (Silicon Limited)	128A①
I_D (Package Limited)	120A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited)	128①	A
I_D @ $T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Silicon Limited)	90①	
I_D @ $T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$ (Wire Bond Limited)	120	
I_{DM}	Pulsed Drain Current ②	512	
P_D @ $T_C = 25^\circ\text{C}$	Maximum Power Dissipation	230	W
	Linear Derating Factor	1.5	W/ $^\circ\text{C}$
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	6.7	V/ns
T_J	Operating Junction and	-55 to + 175	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lbf·in (1.1N·m)	

Avalanche Characteristics

E_{AS} (Thermally limited)	Single Pulse Avalanche Energy ③	140	mJ
I_{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ⑤		

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑨	—	0.65	$^\circ\text{C/W}$
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface , TO-220	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient, TO-220 ⑨	—	62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) , D ² Pak ⑧⑨	—	40	

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.094	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	4.6	5.8	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 75\text{A}$ ⑤
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 150\mu\text{A}$
$R_{G(\text{int})}$	Internal Gate Resistance	—	0.70	—	Ω	
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 75V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 75V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	320	—	—	S	$V_{DS} = 50V, I_D = 75\text{A}$
Q_g	Total Gate Charge	—	79	110	nC	$I_D = 75\text{A}$
Q_{gs}	Gate-to-Source Charge	—	19	—		$V_{DS} = 38V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	24	—		$V_{GS} = 10V$ ⑤
Q_{sync}	Total Gate Charge Sync. ($Q_g - Q_{gd}$)	—	55	—		$I_D = 75\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = 49V$
t_r	Rise Time	—	64	—		$I_D = 75\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	38	—		$R_G = 2.6\Omega$
t_f	Fall Time	—	65	—		$V_{GS} = 10V$ ⑤
C_{iss}	Input Capacitance	—	4750	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	420	—		$V_{DS} = 50V$
C_{rss}	Reverse Transfer Capacitance	—	190	—		$f = 1.0\text{MHz}$
C_{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ⑦	—	440	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑧
C_{oss} eff. (TR)	Effective Output Capacitance (Time Related) ⑥	—	410	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑨

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	128①	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ②⑦	—	—	512		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_s = 75\text{A}, V_{GS} = 0V$ ⑤
t_{rr}	Reverse Recovery Time	—	33	50	ns	$T_J = 25^\circ\text{C} V_R = 64V,$
		—	39	59		$T_J = 125^\circ\text{C} I_F = 75\text{A}$
Q_{rr}	Reverse Recovery Charge	—	42	63	nC	$T_J = 25^\circ\text{C} \text{ di/dt} = 100\text{A}/\mu\text{s}$ ⑤
		—	56	84		$T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current	—	2.2	—	A	$T_J = 25^\circ\text{C}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
 ② Repetitive rating; pulse width limited by max. junction temperature.
 ③ Limited by $T_{J\text{max}}$, starting $T_J = 25^\circ\text{C}$, $L = 0.050\text{mH}$
 $R_G = 25\Omega, I_{AS} = 75\text{A}, V_{GS} = 10V$. Part not recommended for use above this value.

- ④ $I_{SD} \leq 75\text{A}$, $\text{di/dt} \leq 1570\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$.
 ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
 ⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
 ⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
 ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
 ⑨ R_θ is measured at T_J approximately 90°C .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage










Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs.Pulsewidth



Notes on Repetitive Avalanche Curves , Figures 14, 15:
(For further info, see AN-1005 at www.irf.com)






1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = t_{av}/t_f
- $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

Fig 15. Maximum Avalanche Energy vs. Temperature

**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs. di_f/dt **Fig. 18 -** Typical Recovery Current vs. di_f/dt **Fig. 19 -** Typical Stored Charge vs. di_f/dt **Fig. 20 -** Typical Stored Charge vs. di_f/dt




Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 21a. Unclamped Inductive Test Circuit




Fig 21b. Unclamped Inductive Waveforms




Fig 22a. Switching Time Test Circuit




Fig 22b. Switching Time Waveforms




Fig 23a. Gate Charge Test Circuit
www.irf.com





Fig 23b. Gate Charge Waveform

TO-220AB Package Outline (Dimensions are shown in millimeters (inches))



NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.83	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	—	0.76	—	.030	8	
e	2.54 BSC		.100 BSC			
e1	5.08 BSC		.200 BSC			
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160		
ØP	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter


DIODES

- 1.- ANODE
- 2.- CATHODE
- 3.- ANODE

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line
position indicates "Lead-Free"







TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/pkhexfet.html>

D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	4.06	4.83	.160 .190
A1	0.00	0.254	.000 .010
b	0.51	0.99	.020 .039
b1	0.51	0.89	.020 .035
b2	1.14	1.78	.045 .070
b3	1.14	1.73	.045 .068
c	0.38	0.74	.015 .029
c1	0.38	0.58	.015 .023
c2	1.14	1.65	.045 .065
D	8.38	9.65	.330 .380
D1	6.86	—	.270
E	9.65	10.67	.380 .420
E1	6.22	—	.245
e	2.54 BSC	.100 BSC	
H	14.61	15.88	.575 .625
L	1.78	2.79	.070 .110
L1	—	1.65	— .066
L2	1.27	1.78	— .070
L3	0.25 BSC	.010 BSC	
L4	4.78	5.28	.188 .208

LEAD ASSIGNMENTS

HEXFET

1. — GATE
- 2, 4. — DRAIN
3. — SOURCE

IGBTs, CoPACK

1. — GATE
- 2, 4. — COLLECTOR
3. — Emitter

DIODES


1. — ANODE *
- 2, 4. — CATHODE
3. — ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH
LOT CODE 8024
ASSEMBLED ON WW 02, 2000
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position
indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/pkhexfet.html>
www.irf.com

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
7. OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M O L	DIMENSIONS		N O T E S	
	MILLIMETERS			
	MIN.	MAX.		
A	4.06	4.83	.160 .190	
A1	2.03	3.02	.080 .119	
b	0.51	0.99	.020 .039	
b1	0.51	0.89	.020 .035	
b2	1.14	1.78	.045 .070	
b3	1.14	1.73	.045 .068	
c	0.38	0.74	.015 .029	
c1	0.38	0.58	.015 .023	
c2	1.14	1.65	.045 .065	
D	8.38	9.65	.330 .380	
D1	6.86	—	.270 —	
E	9.65	10.67	.380 .420	
E1	6.22	—	.245	
e	2.54	BSC	.100 BSC	
L	13.46	14.10	.530 .555	
L1	—	1.65	— .065	
L2	3.56	3.71	.140 .146	

LEAD ASSIGNMENTSHEXFET

- GATE
- DRAIN
- SOURCE
- DRAIN



IGBTs, CoPACK

- GATE
- COLLECTOR
- Emitter
- COLLECTOR

TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"


Note: "P" in assembly line position
indicates "Lead - Free"

OR

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/pkhexfet.html>

D²Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/pkhxfet.html>

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 08/11



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помошь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помошь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.