

www.ti.com SCES633-JUNE 2005

Memory Stick™ INTERCONNECT EXTENDER CHIPSET WITH LVDS SN65LVDT14 – ONE DRIVER PLUS FOUR RECEIVERS SN65LVDT41 – FOUR DRIVERS PLUS ONE RECEIVER

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Integrated 110- Ω Nominal Receiver Line Termination Resistor
- Operate From a Single 3.3-V Supply
- Greater Than 125-Mbps Data Rate
- Flow-Through Pinout
- LVTTL-Compatible Logic I/Os
- ESD Protection on Bus Pins Exceeds 12 kV
- Meet or Exceed Requirements of ANSI/TIA/EIA-644A Standard for LVDS
- 20-Pin Thin Shrink Small-Outline Package (PW) With 26-Mil Terminal Pitch
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Memory Stick[™] Interface Extensions With Long Interconnects Between Host and Memory Stick
- Serial Peripheral Interface[™] (SPI[™]) Interface Extension to Allow Long Interconnects Between Master and Slave
- MultiMediaCard™ (MMC) Interface in SPI Mode
- General-Purpose Asymmetric Bidirectional Communication

DESCRIPTION

The SN65LVDT14 combines one LVDS line driver with four terminated LVDS line receivers in one package. It is designed to be used at the Memory Stick $^{\text{TM}}$ end of an LVDS-based Memory Stick interface extension.

The SN65LVDT41 combines four LVDS line drivers with a single terminated LVDS line receiver in one package. It is designed to be used at the host end of an LVDS-based Memory Stick interface extension.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Serial Peripheral Interface, SPI are trademarks of Motorola. MultiMediaCard is a trademark of MultiMediaCard Association. Memory Stick is a trademark of Sony.




SN65LVDT41 LOGIC DIAGRAM (POSITIVE LOGIC)



SN65LVDT14 LOGIC DIAGRAM (POSITIVE LOGIC)



TYPICAL MEMORY STICK INTERFACE EXTENSION



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

| | | | | SN65LVI SN65LVI | , | UNIT |
|----------|------------------------------------|------------------------------|----------|--------------------|------|-----------|
| | | | | MIN | MAX | |
| V_{CC} | Supply voltage range (2) | | | -0.5 | 4 | ٧ |
| | lanut valtaga ranga | D or R | D or R | | 6 | V |
| | Input voltage range | A, B, Y, or Z | | -0.5 | 4 | V |
| | Lluman Dady Madal(3) | A, B, Y, Z, and GND | | ±12 | K۷ | |
| | Electrostatic discharge | Human-Body Model (3) | All pins | | ±8 | ΚV |
| | | Charged-Device Model (4) | All pins | | ±500 | ٧ |
| | Continuous total power dissipation | | | | | ing Table |
| | Storage temperature range | | | -65 | 150 | °C |
| | Lead temperature 1,6 mm | (1/16 in) from case for 10 s | | | 260 | °C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101



Package Dissipation Ratings

| PACKAGE | T _A < 25°C | OPERATING FACTOR | T _A = 85°C | T _A = 125°C |
|---------|-----------------------|-----------------------------|-----------------------|------------------------|
| | POWER RATING | ABOVE T _A = 25°C | POWER RATING | POWER RATING |
| PW | 774 mW | 6.2 mW/°C | 402 mW | 154 mW |

Recommended Operating Conditions

| | | MIN | NOM | MAX | UNIT |
|-----------------|--|----------------------|-----|--------------------------|------|
| V_{CC} | Supply voltage range | 3 | 3.3 | 3.6 | V |
| V _{IH} | High-level input voltage | 2 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | V |
| V _{ID} | Magnitude of differential input voltage | 0.1 | | 0.6 | V |
| V _{IC} | Common-mode input voltage (see Figure 1) | $\frac{ V_{ID} }{2}$ | | $2.4-\frac{ V_{ID} }{2}$ | V |
| | | | | $V_{CC} - 0.8$ | |
| T _A | Operating free-air temperature | -40 | | 125 | °C |

COMMON-MODE INPUT VOLTAGE vs




Figure 1. V_{IC} vs V_{ID} and V_{CC}



Receiver Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------|---|--|------|--------------------|-----|------|
| $V_{\text{ITH+}}$ | Positive-going differential input voltage threshold | See Figure 2 and Table 1 | | | 100 | mV |
| V _{ITH} _ | Negative-going differential input voltage threshold | See Figure 2 and Table 1 | -100 | | | mV |
| V _{OH} | High-level output voltage | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | V |
| V_{OL} | Low-level output voltage | I _{OL} = 8 mA | | | 0.4 | V |
| I | Input current (A or B inputs) | V _I = 0 V and V _I = 2.4 V, Other input open | | | ±40 | μΑ |
| $I_{I(OFF)}$ | Power-off input current (A or B inputs) | $V_{CC} = 0 \text{ V}, V_{I} = 2.4 \text{ V}$ | | | ±40 | μΑ |
| C_{i} | Input capacitance, A or B input to GND | $V_I = A \sin 2\pi ft + CV$ | | 5 | | pF |
| Z _t | Termination impedance | V _{ID} = 0.4 sin2.5E09 t V | 88 | | 132 | Ω |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

Driver Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---------------------|--|---|-------|--------------------|-------|------|
| V _{OD} | Differential output voltage magnitude | $R_L = 100 \Omega$, See Figure 3 and Figure 5 | 247 | 340 | 454 | mV |
| $\Delta V_{OD} $ | Change in differential output voltage magnitude between logic states | $R_L = 100 \Omega$, See Figure 3 and Figure 5 | -50 | | 50 | mV |
| V _{OC(SS)} | Steady-state common-mode output voltage | See Figure 6 | 1.125 | | 1.375 | V |
| $\Delta V_{OC(SS)}$ | Change in steady-state common-mode output voltage between logic states | See Figure 6 | -50 | | 50 | mV |
| V _{OC(PP)} | Peak-to-peak common-mode output voltage | See Figure 6 | | 50 | | mV |
| I _{IH} | High-level input current | V _{IH} = 2 V | | | 20 | μΑ |
| I _{IL} | Low-level input current | V _{IL} = 0.8 V | | | 10 | μΑ |
| | Chart aireait autaut aurrant | V _{OY} or V _{OZ} = 0 V | | | ±24 | A |
| Ios | Short-circuit output current | $V_{OD} = 0 \ V^{(2)}$ | | | ±12 | mA |
| I _{O(OFF)} | Power-off output current | $V_{CC} = 1.5 \text{ V}, V_{O} = 2.4 \text{ V}$ | | | ±1 | μΑ |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

Device Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETE | R | TEST CONDITIONS | MIN | MAX | UNIT |
|-----|----------------|------------|--|-----|-----|------|
| | Cumply ourrant | SN65LVDT14 | Driver $R_1 = 100 \Omega$, Driver $V_1 = 0.8 V$ or 2 V, | | 25 | A |
| ICC | Supply current | SN65LVDT41 | Receiver $V_I = \pm 0.4 \text{ V}$ | | 35 | mA |

⁽²⁾ This parameter is GBD over industrial temperature range.

SCES633-JUNE 2005

Receiver Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|---------------------|---|--------------------------------------|------|-----|-----|------|
| t _{PLH} | Propagation delay time, low- to high-level output | | 1 | 2.6 | 4.8 | ns |
| t _{PHL} | Propagation delay time, high- to low-level output | | 1 | 2.6 | 4.8 | ns |
| t _r | Output signal rise time | | 0.15 | | 1.4 | ns |
| t _f | Output signal fall time | C _L = 10 pF, See Figure 4 | 0.15 | | 1.4 | ns |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | | | 150 | 750 | ps |
| t _{sk(o)} | Output skew ⁽¹⁾ | | | 100 | 550 | ps |
| t _{sk(pp)} | Part-to-part skew ⁽²⁾ | | | | 1 | ns |

t_{sk(0)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all the receivers of a single device with all of their inputs connected together.

Driver Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|---------------------|---|--|------|-----|-----|------|
| t _{PLH} | Propagation delay time, low- to high-level output | | 0.9 | 1.7 | 3.9 | ns |
| t _{PHL} | Propagation delay time, high- to low-level output | | 0.9 | 1.6 | 3.9 | ns |
| t _r | Differential output signal rise time | | 0.26 | | 1.2 | ns |
| t _f | Differential output signal fall time | $R_L = 100 \Omega$, $C_L = 10 pF$, See Figure 7 | 0.26 | | 1.2 | ns |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | occ riguic / | | 150 | 750 | ps |
| t _{sk(o)} | Output skew ⁽¹⁾ | | | 80 | 400 | ps |
| t _{sk(pp)} | Part-to-part skew ⁽²⁾ | | | | 1.5 | ns |

 $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

 ⁽¹⁾ t_{sk(p)} is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
 (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



PARAMETER MEASUREMENT INFORMATION




Figure 2. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

| APPLIED | RESULTING DIFFERENTIAL INPUT VOLTAGE | | RESULTING COMMON-MODE INPUT VOLTAGE |
|-----------------|--------------------------------------|-----------------|---|
| V _{IA} | V _{IB} | V _{ID} | V _{IC} |
| 1.25 V | 1.15 V | 100 mV | 1.2 V |
| 1.15 V | 1.25 V | –100 mV | 1.2 V |
| 2.4 V | 2.3 V | 100 mV | 2.35 V |
| 2.3 V | 2.4 V | –100 mV | 2.35 V |
| 0.1 V | 0 V | 100 mV | 0.05 V |
| 0 V | 0.1 V | –100 mV | 0.05 V |
| 1.5 V | 0.9 V | 600 mV | 1.2 V |
| 0.9 V | 1.5 V | −600 mV | 1.2 V |
| 2.4 V | 1.8 V | 600 mV | 2.1 V |
| 1.8 V | 2.4 V | −600 mV | 2.1 V |
| 0.6 V | 0 V | 600 mV | 0.3 V |
| 0 V | 0.6 V | –600 mV | 0.3 V |





Figure 3. Driver Voltage and Current Definitions



PARAMETER MEASUREMENT INFORMATION



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulse width = 0.5 \pm 0.05 μ s. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Receiver Timing Test Circuit and Waveforms



PARAMETER MEASUREMENT INFORMATION






Figure 5. Driver VDO Test Circuit



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 μ s. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3-dB bandwidth of at least 1 GHz.

Figure 6. Test Circuit and Definitions for Driver Common-Mode Output Voltage




A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulse width = 0.5 \pm 0.05 μ s. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 7. Test Circuit, Timing, and Voltage Definitions for Differential Output Signal



SN65LVDT41 (Marked as LVDT41)

SN65LVDT14 (Marked as LVDT14)



| 1A 🗀 | 10 | 20 | □□ 1R |
|-------|----|----|--------------------|
| 1B 🖂 | 2 | 19 | ☐☐ GND |
| 2A 🖂 | 3 | 18 | □□ 2R |
| 2B 🗀 | 4 | 17 | □□ V _{CC} |
| 3A 🞞 | 5 | 16 | □□ 3R |
| 3B 🞞 | 6 | 15 | □□ GND |
| 4A 🖂 | 7 | 14 | □□ 4R |
| 4B □□ | 8 | 13 | □□ V _{CC} |
| 5Y 🗀 | 9 | 12 | □□ 5D |
| 5Z 🗀 | 10 | 11 | □□ GND |
| | | | ı |

FUNCTION TABLES

RECEIVER(1)

| INPUTS | OUTPUT |
|--|--------|
| $V_{ID} = V_A - V_B$ | R |
| $V_{ID} \ge 100 \text{ mV}$ | Н |
| $-100 \text{ mV} < V_{\text{ID}} < 100 \text{ mV}$ | ? |
| $V_{ID} \le -100 \text{ mV}$ | L |
| Open | Н |

(1) H = high level, L = low level, ? = indeterminate


DRIVER⁽¹⁾

| INPUT | OUTI | PUTS |
|-------|------|------|
| D | Y | Z |
| Н | Н | L |
| L | L | Н |
| Open | L | Н |


(1) H = high level, L = low level



RECEIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



DRIVER EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



LOW-LEVEL OUTPUT VOLTAGE

LOW-LEVEL OUTPUT CURRENT




TYPICAL CHARACTERISTICS Receiver

5

HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT $T_A = 25^{\circ}C$ $V_{CC} = 3.3 \text{ V}$ 3.5 VOH - High-Level Output Voltage - V 3 2.5 1.5 1 0.5 -70 -50 -40 -30 -20 -10 I_{OH} – High-Level Output Current – mA


LOW-TO-HIGH PROPAGATION DELAY TIME

Figure 8.



LOW-TO-HIGH PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE

Figure 9.






TYPICAL CHARACTERISTICS Driver

LOW-TO-HIGH PROPAGATION DELAY TIME

FREE-AIR TEMPERATURE 2.1 ^t PLH – Low-To-High Propagation Delay Time – ns $V_{CC} = 3 V$ 1.9 1.8 $V_{CC} = 3.6 \text{ V}$ 1.7 1.6 $V_{CC} = 3.3 V$ 1.5 -50 -25 50 75 100 T_A – Free-Air Temperature – $^{\circ}C$

Figure 12.

HIGH-TO-LOW PROPAGATION DELAY TIME





APPLICATION INFORMATION

Extending the Memory Stick Interface Using LVDS Signaling Over Differential Transmission Cables




Figure 14. System-Level Block Diagram

The Memory Stick signaling interface operates in a master-slave architecture, with three active signal lines. The host (master) supplies a clock (SCLK) and bus-state (BS) signal to control the operation of the system. The SCLK and BS signals are unidirectional (simplex) from the host to the Memory Stick. The serial data input/output (SDIO) signal is a bidirectional (half-duplex) signal used to communicate both control and data information between the host and the Memory Stick. The direction of data control is managed by the host through a combination of BS line states and control information delivered to the Memory Stick.

The basic Memory Stick interface is capable of operating only over short distances due to the single-ended nature of the digital I/O signals. Such a configuration is entirely suitable for compact and portable devices where there is little if any separation between the host and the Memory Stick. In applications where a greater distance is needed between the host controller and the Memory Stick, it is necessary to utilize a different signaling method, such as low-voltage differential signaling, or LVDS.

LVDS, as specified by the TIA/EIA-644-A standard, provides several benefits when compared to alternative long-distance signaling technologies: low radiated emissions, high noise immunity, low power consumption, and inexpensive interconnect cables.

This device pair provides the necessary LVDS drivers and receivers specifically targeted at implementing a Memory Stick interconnect extension. It utilizes simplex links for the SCLK and BS signals and two simplex links for the SDIO data. The half-duplex SDIO data is split into two simplex streams under control of the host processor by means of the direction (DIR) signal. The DIR signal also is carried from the host to the Memory Stick on a simplex LVDS link.

The switching of the SDIO signal-flow direction in the single-ended interfaces is managed by electronic switch devices, identified by the CBT symbol in Figure 7. A suggested CBT device for this application is the TI SN74CBTLV1G125. These devices are available in space-saving SOT-23 or SC-70 packages.




MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65LVDT14QPWREP | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN65LVDT41QPWREP | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

www.ti.com 26-Jan-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| SN65LVDT14QPWREP | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 | |
| SN65LVDT41QPWREP | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 | |

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.