

PIC18F2221/2321/4221/4321 Family Data Sheet

Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- Run: CPU On, Peripherals On
- Idle: CPU Off, Peripherals On
- · Sleep: CPU Off, Peripherals Off
- Idle mode Currents Down to 2.5 μA Typical
- · Sleep mode Currents Down to 500 nA Typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V Typical
- Watchdog Timer: 1.6 µA, 2V Typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
 - User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA
- Three Programmable External Interrupts
- Four Input Change Interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart

Peripheral Highlights (Continued):

- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN/J2602
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
- 10-Bit, up to 13-Channel Analog-to-Digital Converter module (A/D):
 - Auto-acquisition capability
 - Conversion available during Sleep
- · Dual Analog Comparators with Input Multiplexing
- Programmable 16-Level High/Low-Voltage Detection (HLVD) module:
 - Supports interrupt on High/Low-Voltage Detection


Special Microcontroller Features:

- C Compiler Optimized Architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: 100 Years Typical
- · Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s Single-Supply 5V In-Circuit Serial
- Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V
- Programmable Brown-out Reset (BOR) with Software Enable Option)


| | Prog | ram Memory | Data | Data Memory | | 10-Bit | CCP/ | MSSP | | RТ | | Timers |
|------------|------------------|-------------------------------|-----------------|-------------------|-----|----------|---------------|------|-----------------------------|------|-------|----------|
| Device | Flash (bytes) | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) | I/O | А/D (ch) | ECCP (PWM) | SPI | Master I ² C™ | EUSA | Comp. | 8/16-Bit |
| PIC18F2221 | 4K | 2048 | 512 | 256 | 25 | 10 | 2/0 | Y | Y | 1 | 2 | 1/3 |
| PIC18F2321 | 8K | 4096 | 512 | 256 | 25 | 10 | 2/0 | Y | Y | 1 | 2 | 1/3 |
| PIC18F4221 | 4K | 2048 | 512 | 256 | 36 | 13 | 1/1 | Y | Y | 1 | 2 | 1/3 |
| PIC18F4321 | 8K | 4096 | 512 | 256 | 36 | 13 | 1/1 | Y | Y | 1 | 2 | 1/3 |

PIC18F2221/2321/4221/4321 FAMILY

Pin Diagrams



Pin Diagrams (Continued)



PIC18F2221/2321/4221/4321 FAMILY

Pin Diagrams (Continued)




Table of Contents

| 1.0 | Device Overview | |
|--------------|---|-----|
| 2.0 | Guidelines for Getting Started with PIC18F Microcontrollers | |
| 3.0 | Oscillator Configurations | |
| 4.0 | Power-Managed Modes | |
| 5.0 | Reset | |
| 6.0 | Memory Organization | |
| 7.0 | Flash Program Memory | |
| 8.0 | Data EEPROM Memory | |
| 9.0 | 8 x 8 Hardware Multiplier | |
| 10.0 | | |
| 11.0 | | |
| | Timer0 Module | |
| 13.0 | | |
| | Timer2 Module | |
| | Timer3 Module | |
| | Capture/Compare/PWM (CCP) Modules | |
| | | |
| 18.0 19.0 | | |
| 20.0 | | |
| 20.0 | | |
| 22.0 | • | |
| 22.0 | | |
| 24.0 | | |
| 25.0 | • | |
| 26.0 | 5 | |
| 27.0 | | |
| | Packaging Information | |
| | endix A: Revision History | |
| ••• | endix B: Device Differences | |
| ••• | endix C: Conversion Considerations | |
| | endix D: Migration from Baseline to Enhanced Devices | |
| | endix E: Migration From Mid-Range to Enhanced Devices | |
| | endix F: Migration From High-End to Enhanced Devices | |
| | X | |
| The I | Microchip Web Site | |
| | omer Change Notification Service | |
| Cust | omer Support | |
| Read | der Response | 400 |
| PIC1 | 8F2221/2321/4221/4321 Product Identification System | 401 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F2221 PIC18LF2221
- PIC18F2321 PIC18LF2321
- PIC18F4221 PIC18LF4221
- PIC18F4321 PIC18LF4321

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of highendurance, Enhanced Flash program memory. On top of these features, the PIC18F2221/2321/4221/4321 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2221/2321/4221/4321 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 27.0 "Electrical Characteristics" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2221/2321/4221/4321 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes with the same pin options as the External Clock modes.
- Two Internal Oscillator modes which provide an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user-selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. One or both of the oscillator pins can be used for general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine, located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2221/ 2321/4221/4321 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions and auto-restart, to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Extended Watchdog Timer (WDT): This Enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 27.0 "Electrical Characteristics" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F2221/2321/4221/4321 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- 1. Flash program memory (4 Kbytes for PIC18F2221/4221 devices, 8 Kbytes for PIC18F2321/4321).
- 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices).
- 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module).
- 5. Parallel Slave Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2221/2321/4221/4321 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2321), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2321), function over an extended VDD range of 2.0V to 5.5V.

| TABLE 1-1: DEVICE FEAT | URES | 1 | 1 | |
|--|--|--|--|--|
| Features | PIC18F2221 | PIC18F2321 | PIC18F4221 | PIC18F4321 |
| Operating Frequency | DC – 40 MHz |
| Program Memory (Bytes) | 4096 | 8192 | 4096 | 8192 |
| Program Memory (Instructions) | 2048 | 4096 | 2048 | 4096 |
| Data Memory (Bytes) | 512 | 512 | 512 | 512 |
| Data EEPROM Memory (Bytes) | 256 | 256 | 256 | 256 |
| Interrupt Sources | 19 | 19 | 20 | 20 |
| I/O Ports | Ports A, B, C, (E) | Ports A, B, C, (E) | Ports A, B, C, D, E | Ports A, B, C, D, E |
| Timers | 4 | 4 | 4 | 4 |
| Capture/Compare/PWM Modules | 2 | 2 | 1 | 1 |
| Enhanced Capture/Compare/ PWM Modules | 0 | 0 | 1 | 1 |
| Serial Communications | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART |
| Parallel Communications (PSP) | No | No | Yes | Yes |
| 10-bit Analog-to-Digital Module | 10 Input Channels | 10 Input Channels | 13 Input Channels | 13 Input Channels |
| Resets (and Delays) | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT |
| Programmable Low-Voltage Detect | Yes | Yes | Yes | Yes |
| Programmable Brown-out Reset | Yes | Yes | Yes | Yes |
| Instruction Set | 75 Instructions; 83 with Extended Instruction Set enabled |
| Packages | 28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN | 28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN | 40-pin PDIP 44-pin QFN 44-pin TQFP | 40-pin PDIP 44-pin QFN 44-pin TQFP |

TABLE 1-1: DEVICE FEATURES




FIGURE 1-1: PIC18F2221/2321 (28-PIN) BLOCK DIAGRAM

Note 1: CCP2 is multiplexed with RC1 when Configuration bit, CCP2MX, is set, or RB3 when CCP2MX is not set.

2: RE3 is only available when $\overline{\text{MCLR}}$ functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 3.0 "Oscillator Configurations" for additional information.




TABLE 1-2:PIC18F2221/2321 PINOUT I/O DESCRIPTIONS

| | | Pin Nu | mber | | | | | | | |
|---------------------|-------------------------------------|-------------------------|---------|-------------------|----------------|--|--|--|--|--|
| Pin Na | ame | SPDIP, SOIC, SSOP | QFN | Pin Type | Buffer Type | Description | | | | |
| MCLR/VPP/R MCLR | E3 | 1 | 26 | I | ST | Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. | | | | |
| VPP RE3 | | | | P I | ST | Programming voltage input. Digital input. | | | | |
| OSC1/CLKI/F OSC1 | RA7 | 9 | 6 | I | Analog | Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. | | | | |
| CLKI | | | | I | CMOS | External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) | | | | |
| RA7 | | | | I/O | TTL | General purpose I/O pin. | | | | |
| OSC2/CLKO/ OSC2 | /RA6 | 10 | 7 | ο | _ | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. | | | | |
| CLKO | | | | 0 | _ | In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 and denotes the instruction cycle rate. | | | | |
| RA6 | | | | I/O | TTL | General purpose I/O pin. | | | | |
| ST | L = TTL co = Schmit = ST with | t Trigger | input w | vith CN levels | IOS leve | CMOS = CMOS compatible input or output els I = Input P = Power O = Output | | | | |

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| | Pin Nu | mber | | | | | | | |
|--|-------------------------|---------|-------------------------|-------------------------------------|--|--|--|--|--|
| Pin Name | SPDIP, SOIC, SSOP | QFN | Pin Type | Buffer Type | Description | | | | |
| | | | | | PORTA is a bidirectional I/O port. | | | | |
| RA0/AN0 RA0 AN0 | 2 | 27 | I/O I | TTL Analog | Digital I/O. Analog Input 0. | | | | |
| RA1/AN1 RA1 AN1 | 3 | 28 | I/O I | TTL Analog | Digital I/O. Analog Input 1. | | | | |
| RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF | 4 | 1 | I/O I I O | TTL Analog Analog Analog | Digital I/O. Analog Input 2. A/D reference voltage (low) input. Comparator reference voltage output. | | | | |
| RA3/AN3/VREF+ RA3 AN3 VREF+ | 5 | 2 | I/O I I | TTL Analog Analog | Digital I/O. Analog Input 3. A/D reference voltage (high) input. | | | | |
| RA4/T0CKI/C1OUT RA4 T0CKI C1OUT | 6 | 3 | I/O I O | ST ST | Digital I/O. Open-collector output. Timer0 external clock input. Comparator 1 output. | | | | |
| RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT | 7 | 4 | I/O I I I O | TTL Analog TTL Analog — | Digital I/O. Analog Input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. | | | | |
| RA6 | | | | | See the OSC2/CLKO/RA6 pin. | | | | |
| RA7 | | | | | See the OSC1/CLKI/RA7 pin. | | | | |
| Legend: TTL = TTL cc ST = Schmit I ² C = ST witt | tt Trigger | input w | vith CN levels | 10S leve | CMOS = CMOS compatible input or output els I = Input P = Power O = Output | | | | |

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Pin NameSPDIP SOIC, SSOPRB0/INT0/FLT0/AN1221RB0 INT0 FLT0 AN1221RB1/INT1/AN10 RB1 INT1 AN1022RB2/INT2/AN8 RB2 INT2 AN823RB3/AN9/CCP2 CCP2(2)24RB3 AN9 CCP2(2)24RB4 KBI0 AN1125RB4/KBI0/AN11 AN1125 | | Pin Type I/O I I I/O I I/O I I/O I | TTL ST Analog TTL ST Analog | Digital I/O. External Interrupt 1. |
|--|----|--|--|---|
| RB0 INT0 FLT0 AN1222RB1/INT1/AN10 RB1 INT1 AN1022RB1 INT1 AN1023RB2/INT2/AN8 RB2 INT2 AN823RB3/AN9/CCP2 CCP2 ⁽²⁾ 24RB3 AN9 CCP2 ⁽²⁾ 24RB4/KBI0/AN11 KBI0 AN1125RB4/KBI0/AN11 KBI0 AN1125 | 19 | | ST ST Analog TTL ST Analog | programmed for internal weak pull-ups on all inputs. Digital I/O. External Interrupt 0. PWM Fault input for CCP1. Analog Input 12. Digital I/O. External Interrupt 1. |
| RB0 INT0 FLT0 AN1222RB1/INT1/AN10 RB1 INT1 AN1022RB1 INT1 AN1023RB2/INT2/AN8 RB2 INT2 AN823RB3/AN9/CCP2 CCP2 ⁽²⁾ 24RB3 AN9 CCP2 ⁽²⁾ 24RB4/KBI0/AN11 KBI0 AN1125RB4/KBI0/AN11 KBI0 AN1125 | 19 | | ST ST Analog TTL ST Analog | External Interrupt 0. PWM Fault input for CCP1. Analog Input 12. Digital I/O. External Interrupt 1. |
| RB1 INT1 AN1023RB2/INT2/AN8 RB2 INT2 AN823RB3/AN9/CCP2 RB3/AN9/CCP224RB3 AN9 CCP2 ⁽²⁾ 24RB4/KBI0/AN11 KBI0 AN1125RB4/KBI0/AN11 RB5/KBI1/PGM26 | | /O | ST Analog | External Interrupt 1. |
| RB2 INT2 AN824RB3/AN9/CCP224RB3 AN9 CCP2 ⁽²⁾ 24RB4/KBI0/AN11 RB4 KBI0 AN1125RB4 KBI0 AN1125 | 20 | | . | |
| RB3 AN9 CCP2 ⁽²⁾ RB4/KBI0/AN11 25 RB4 KBI0 AN11 RB5/KBI1/PGM 26 | | i | TTL ST Analog | Digital I/O. External Interrupt 2. Analog Input 8. |
| RB4 KBI0 AN11 RB5/KBI1/PGM 26 | 21 | I/O I I/O | TTL Analog ST | Digital I/O. Analog Input 9. Capture 2 input/Compare 2 output/PWM2 output. |
| | 22 | I/O I I | TTL TTL Analog | Digital I/O. Interrupt-on-change pin. Analog Input 11. |
| RB5 KBI1 PGM | 23 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ programming enable pin. |
| RB6/KBI2/PGC 27 RB6 KBI2 PGC | 24 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming clock pin. |
| RB7/KBI3/PGD 28 RB7 KBI3 PGD | 25 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming data pin. CMOS = CMOS compatible input or output |

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| | Pin Nu | ımber | | | | | | | |
|---|-------------------------|-------|-------------------|------------------------------|--|--|--|--|--|
| Pin Name | SPDIP, SOIC, SSOP | QFN | Pin Type | Buffer Type | Description | | | | |
| | | | | | PORTC is a bidirectional I/O port. | | | | |
| RC0/T1OSO/T13CKI RC0 T1OSO T13CKI | 11 | 8 | I/O O I | ST — ST | Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input. | | | | |
| RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾ | 12 | 9 | I/O I I/O | ST Analog ST | Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM2 output. | | | | |
| RC2/CCP1 RC2 CCP1 | 13 | 10 | I/O I/O | ST ST | Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. | | | | |
| RC3/SCK/SCL RC3 SCK SCL | 14 | 11 | I/O I/O I/O | ST ST I ² C | Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode. | | | | |
| RC4/SDI/SDA RC4 SDI SDA | 15 | 12 | I/O I I/O | ST ST I ² C | Digital I/O. SPI data in. I ² C data I/O. | | | | |
| RC5/SDO RC5 SDO | 16 | 13 | I/O O | ST — | Digital I/O. SPI data out. | | | | |
| RC6/TX/CK RC6 TX CK | 17 | 14 | I/O O I/O | ST — ST | Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). | | | | |
| RC7/RX/DT RC7 RX DT | 18 | 15 | I/O I I/O | ST ST ST | Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). | | | | |
| RE3 | _ | | _ | | See MCLR/VPP/RE3 pin. | | | | |
| Vss | 8, 19 | 5, 16 | Р | | Ground reference for logic and I/O pins. | | | | |
| Vdd | 20 | 17 | Р | | Positive supply for logic and I/O pins. | | | | |

TABLE 1-2: PIC18F2221/2321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Pin Name | Pi | n Numt | ber | Pin B | Buffer | Description |
|---|------------|----------|---------|---------|--------|--|
| | PDIP | QFN | TQFP | Туре | Туре | Description |
| MCLR/VPP/RE3 MCLR | 1 | 18 | 18 | I | ST | Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| Vpp | | | | Р | | Programming voltage input. |
| RE3 | | | | Ι | ST | Digital input. |
| OSC1/CLKI/RA7 OSC1 | 13 | 32 | 30 | I | Analog | ST buffer when configured in RC mode; |
| CLKI | | | | Ι | Analog | analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) |
| RA7 | | | | I/O | TTL | General purpose I/O pin. |
| OSC2/CLKO/RA6 OSC2 | 14 | 33 | 31 | 0 | _ | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| CLKO | | | | 0 | — | In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 |
| RA6 | | | | I/O | TTL | and denotes the instruction cycle rate. General purpose I/O pin. |
| Legend: TTL = TTL of ST = Schm I^2C = ST w | nitt Trigg | er input | with CM | IOS lev | vels | CMOS = CMOS compatible input or output I = Input P = Power O = Output |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Din Nome | Pi | n Numb | ber | Pin | Pin Buffer Type Type | Description |
|--|------|--------|------|--------------------|-------------------------------------|--|
| Pin Name | PDIP | QFN | TQFP | Туре | | Description |
| | | | | | | PORTA is a bidirectional I/O port. |
| RA0/AN0 RA0 AN0 | 2 | 19 | 19 | I/O I | TTL Analog | Digital I/O. Analog Input 0. |
| RA1/AN1 RA1 AN1 | 3 | 20 | 20 | I/O I | TTL Analog | Digital I/O. Analog Input 1. |
| RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF | 4 | 21 | 21 | I/O I I O | TTL Analog Analog Analog | Digital I/O. Analog Input 2. A/D reference voltage (low) input. Comparator reference voltage output. |
| RA3/AN3/VREF+ RA3 AN3 VREF+ | 5 | 22 | 22 | I/O I I | TTL Analog Analog | Digital I/O. Analog Input 3. A/D reference voltage (high) input. |
| RA4/T0CKI/C1OUT RA4 T0CKI C1OUT | 6 | 23 | 23 | I/O I O | ST ST | Digital I/O. Timer0 external clock input. Comparator 1 output. |
| RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT | 7 | 24 | 24 | I/O I I O | TTL Analog TTL Analog — | Digital I/O. Analog Input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. |
| RA6 | | | | | | See the OSC2/CLKO/RA6 pin. |
| RA7 | | | | | | See the OSC1/CLKI/RA7 pin. |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

 $I^2C = ST$ with I^2C^{TM} or SMB levels

O = Output

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Din Nama | Pin Number | | | Pin I | Buffer | Description |
|---|------------|----------|---------|-----------------|---------------------------|---|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Description |
| | | | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12 | 33 | 9 | 8 | I/O I I | TTL ST ST Analog | Digital I/O. External Interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12. |
| RB1/INT1/AN10 RB1 INT1 AN10 | 34 | 10 | 9 | I/O I I | TTL ST Analog | Digital I/O. External Interrupt 1. Analog Input 10. |
| RB2/INT2/AN8 RB2 INT2 AN8 | 35 | 11 | 10 | I/O I I | TTL ST Analog | Digital I/O. External Interrupt 2. Analog Input 8. |
| RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽²⁾ | 36 | 12 | 11 | I/O I I/O | TTL Analog ST | Digital I/O. Analog Input 9. Capture 2 input/Compare 2 output/PWM2 output. |
| RB4/KBI0/AN11 RB4 KBI0 AN11 | 37 | 14 | 14 | I/O I I | TTL TTL Analog | Digital I/O. Interrupt-on-change pin. Analog input 11. |
| RB5/KBI1/PGM RB5 KBI1 PGM | 38 | 15 | 15 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin. |
| RB6/KBI2/PGC RB6 KBI2 PGC | 39 | 16 | 16 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming clock pin. |
| RB7/KBI3/PGD RB7 KBI3 PGD | 40 | 17 | 17 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-circuit debugger and ICSP programming data pin. |
| Legend: TTL = TTL c ST = Schm I ² C = ST wit | itt Trigge | er input | with CN | IOS lev | vels | CMOS = CMOS compatible input or output I = Input P = Power O = Output |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Din Nama | Pi | n Numl | ber | Pin | Buffer | D escription | |
|--|------------|----------|---------|-----------------|------------------------------|--|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Description | |
| | | | | | | PORTC is a bidirectional I/O port. | |
| RC0/T1OSO/T13CKI RC0 T1OSO T13CKI | 15 | 34 | 32 | I/O O I | ST — ST | Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input. | |
| RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽¹⁾ | 16 | 35 | 35 | I/O I I/O | ST CMOS ST | Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM2 output. | |
| RC2/CCP1/P1A RC2 CCP1 P1A | 17 | 36 | 36 | I/O I/O O | ST ST | Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output. | |
| RC3/SCK/SCL RC3 SCK | 18 | 37 | 37 | I/O I/O | ST ST | Digital I/O. Synchronous serial clock input/output for SPI mode. | |
| SCL | | | | I/O | l ² C | Synchronous serial clock input/output for I ² C [™] mode. | |
| RC4/SDI/SDA RC4 SDI SDA | 23 | 42 | 42 | I/O I I/O | ST ST I ² C | Digital I/O. SPI data in. I ² C data I/O. | |
| RC5/SDO RC5 SDO | 24 | 43 | 43 | I/O O | ST — | Digital I/O. SPI data out. | |
| RC6/TX/CK RC6 TX CK | 25 | 44 | 44 | I/O O I/O | ST — ST | Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT) | |
| RC7/RX/DT RC7 RX DT | 26 | 1 | 1 | I/O I I/O | ST ST ST | Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). | |
| Legend: TTL = TTL of ST = Schm I ² C = ST w | nitt Trigg | er input | with CN | 10S lev | /els | CMOS = CMOS compatible input or output I = Input P = Power O = Output | |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

PIC18F2221/2321/4221/4321 FAMILY

| TABLE 1-3: PIC1 | | | | 1 1/01 | JESCRI | | | |
|--|------------|----------|---------|-----------------|-------------|---|--|--|
| Pin Name | Pi | n Numb | per | Pin Buffer | Description | | | |
| | PDIP | QFN | TQFP | Туре | Туре | Description | | |
| | | | | | | PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled. | | |
| RD0/PSP0 RD0 PSP0 | 19 | 38 | 38 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD1/PSP1 RD1 PSP1 | 20 | 39 | 39 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD2/PSP2 RD2 PSP2 | 21 | 40 | 40 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD3/PSP3 RD3 PSP3 | 22 | 41 | 41 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD4/PSP4 RD4 PSP4 | 27 | 2 | 2 | I/O I/O | ST TTL | Digital I/O. Parallel Slave Port data. | | |
| RD5/PSP5/P1B RD5 PSP5 P1B | 28 | 3 | 3 | I/O I/O O | ST TTL | Digital I/O. Parallel Slave Port data. Enhanced CCP1 output. | | |
| RD6/PSP6/P1C RD6 PSP6 P1C | 29 | 4 | 4 | I/O I/O O | ST TTL | Digital I/O. Parallel Slave Port data. Enhanced CCP1 output. | | |
| RD7/PSP7/P1D RD7 PSP7 P1D | 30 | 5 | 5 | I/O I/O O | ST TTL | Digital I/O. Parallel Slave Port data. Enhanced CCP1 output. | | |
| Legend: TTL = TTL ST = Schr I^2C = ST w | nitt Trigg | er input | with CM | /IOS lev | /els | CMOS = CMOS compatible input or output I = Input P = Power O = Output | | |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

| Pin Name | Pin Number | | | Pin B | Buffer | Description | |
|---------------------------------------|------------|--------|---------|---------|-----------|---|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Description | |
| | | | | | | PORTE is a bidirectional I/O port. | |
| RE0/RD/AN5 | 8 | 25 | 25 | | | | |
| RE0 | | | | I/O | ST | Digital I/O. | |
| RD | | | | I | TTL | Read control for Parallel Slave Port | |
| | | | | | Angles | (see also \overline{WR} and \overline{CS} pins). | |
| AN5 | | | | I | Analog | Analog Input 5. | |
| RE1/WR/AN6 | 9 | 26 | 26 | | | | |
| RE1 | | | | I/O | ST | Digital I/O. | |
| WR | | | | I | TTL | Write control for Parallel Slave Port (see \overline{CS} and \overline{RD} pins). | |
| AN6 | | | | 1 | Analog | Analog Input 6. | |
| RE2/CS/AN7 | 10 | 27 | 27 | • | / lineiog | | |
| RE2/CS/AN7 RE2 | 10 | 27 | 27 | I/O | ST | Digital I/O. | |
| | | | | "U | TTL | Chip Select control for Parallel Slave Port | |
| | | | | • | | (see related \overline{RD} and \overline{WR}). | |
| AN7 | | | | Ι | Analog | Analog Input 7. | |
| RE3 | _ | _ | _ | _ | | See MCLR/VPP/RE3 pin. | |
| Vss | 12, 31 | 6, 30, | 6, 29 | Р | | Ground reference for logic and I/O pins. | |
| | | 31 | | | | | |
| Vdd | 11, 32 | | 7, 28 | Р | | Positive supply for logic and I/O pins. | |
| | | 28, 29 | | | | | |
| NC | — | 13 | 12, 13, | — | — | No Connect. | |
| | | | 33, 34 | | | | |
| Legend: TTL = TTL c | | | | | | CMOS = CMOS compatible input or output | |
| ST = Schm I ² C = ST wi | | | | IOS lev | /els | I = Input $P = Power$ | |

TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

 $I^2C = ST$ with I^2C^{TM} or SMB levels

= Output 0 Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

PIC18F2221/2321/4221/4321 FAMILY

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH PIC18F MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC18F2221/2321/4221/4321 family family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
 (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.4 "ICSP Pins"**)
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")


Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

| Note: | The AVDD and AVSS pins must always be |
|-------|---|
| | connected, regardless of whether any of |
| | the analog modules are being used. |

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.


2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

2.4 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGC/PGD pins) programmed into the device matches the physical connections for the ICSP to the MPLAB[®] ICD 2, MPLAB ICD 3 or REAL ICE[™] emulator.

For more information on the ICD 2, ICD 3 and REAL ICE emulator connection requirements, refer to the following documents that are available on the Microchip web site.

- *"MPLAB[®] ICD 2 In-Circuit Debugger User's Guide"* (DS51331)
- *"Using MPLAB[®] ICD 2"* (poster) (DS51265)
- *"MPLAB[®] ICD 2 Design Advisory"* (DS51566)
- *"Using MPLAB[®] ICD 3"* (poster) (DS51765)
- *"MPLAB[®] ICD 3 Design Advisory"* (DS51764)
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

2.5 External Oscillator Pins


Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 "Oscillator Configurations"** for details).


The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"





2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

PIC18F2221/2321/4221/4321 FAMILY

NOTES:

3.0 OSCILLATOR CONFIGURATIONS

3.1 Oscillator Types

The PIC18F2221/2321/4221/4321 family of devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC<3:0>, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

3.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 3-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)




TABLE 3-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

| Typical Capacitor Values Used: | | | | | |
|--------------------------------|----------|-------|-------|--|--|
| Mode | Freq | OSC1 | OSC2 | | |
| XT | 3.58 MHz | 22 pF | 22 pF | | |
| | | | | | |

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 3-2 for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. good starting а point. the As recommended value of Rs is 330Ω.

TABLE 3-2:CAPACITOR SELECTION FOR
QUARTZ CRYSTALS

| Osc Type | Crystal Freq | Typical Capacitor Values Tested: | | |
|----------|-------------------------------------|---|---|--|
| | Fieq | C1 | C2 | |
| LP | 32 kHz | 22 pF | 22 pF | |
| XT | 1 MHz 4 MHz | 22 pF 22 pF | 22 pF 22 pF | |
| HS | 4 MHz 10 MHz 20 MHz 25 MHz | 22 pF 22 pF 22 pF 22 pF 22 pF | 22 pF 22 pF 22 pF 22 pF 22 pF | |

Capacitor values are for design guidance only.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588, "PIC[®] Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices"
- AN849, "Basic PIC[®] Oscillator Design"
- AN943, "Practical PIC[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-2. When operated in this mode, parameters D033 and D043 apply.




3.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-3 shows the pin connections for the EC Oscillator mode.

FIGURE 3-3:


EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 3-4 shows the pin connections for the ECIO Oscillator mode. When operated in this mode, parameters D033A and D043A apply.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



3.4 RC Oscillator

For timing insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- · operating temperature

Given the same device, operating voltage, temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of $\ensuremath{\mathsf{REXT}}$ and $\ensuremath{\mathsf{CEXT}}$


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-5 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 3-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





3.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

3.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available when this mode is configured as the primary clock source.

The PLL is only available to the crystal oscillator when the FOSC<3:0> Configuration bits are programmed for HSPLL mode (= 0110).





3.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 3.6.4 "PLL in INTOSC Modes"**.

3.6 Internal Oscillator Block

The PIC18F2221/2321/4221/4321 family of devices includes an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The INTOSC output can also be enabled when 31 kHz is selected, depending on the INTSRC bit (OSCTUNE<7>).

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- · Fail-Safe Clock Monitor
- · Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 24.0 "Special Features of the CPU".


The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 37).

3.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 (see Figure 3-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 3-9), both for digital input and output.

FIGURE 3-8: INTIO1 OSCILLATOR MODE



| FIGURE 3-9: | INTIO2 OSCILLATOR MODE |
|-------------|------------------------|
| | |

| RA7 🛶 🕨 | I/O (OSC1) | PIC18FXXXX | |
|---------|------------|------------|--|
| RA6 🔶 | I/O (OSC2) | | |

3.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC or vice versa.

3.6.3 OSCTUNE REGISTER


The INTOSC output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to TUN<4:0> (OSCTUNE<4:0>) in the OSCTUNE register (Register 3-1).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred. The INTRC is not affected by OSCTUNE.

The OSCTUNE register also implements the INTSRC (OSCTUNE<7>) and PLLEN (OSCTUNE<6>) bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 3.7.1** "Oscillator Control **Register**".

The PLLEN bit controls the operation of the Phase Locked Loop (PLL) in Internal Oscillator modes (see Figure 3-10).

FIGURE 3-10: INTOSC AND PLL BLOCK DIAGRAM



3.6.4 PLL IN INTOSC MODES

The 4x Phase Locked Loop (PLL) can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation. If PLL is enabled and a Two-Speed Start-up from wake is performed, execution is delayed until the PLL starts.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC<3:0> = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111or 110). If both of these conditions are not met, the PLL is disabled and the PLLEN bit remains clear (writes are ignored).

3.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 3.6.5.1 "Compensating with the EUSART", Section 3.6.5.2 "Compensating with the Timers" and Section 3.6.5.3 "Compensating with the CCP Module in Capture Mode" but other techniques may be used.

| REGISTER 3-1: | OSCTUNE: OSCILLATOR TUNING REGISTER |
|---------------|-------------------------------------|
| KEGIJIEK J-I. | USCIDIAL USCILLATOR TOMING REDISTER |

| | 0001011 | | | | | | | |
|---------|----------------------------------|--|-----------------|---------------|--------------|---------------|---|------------|
| | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | INTSRC | PLLEN ⁽¹⁾ | _ | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 |
| | bit 7 | | | | | | | bit 0 |
| bit 7 | 1 = 31.25 | nternal Oscil kHz device o z device cloo | clock derive | d from 8 MH | z INTOSC s | ource (divid | • | abled) |
| bit 6 | | equency Mu nabled for IN sabled | - | | |) | | |
| | Note 1: | Available o and reads a | • | | • | | e, this bit is l es" for deta | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | |
| bit 4-0 | TUN<4:0> | : Frequency | Tuning bits | | | | | |
| | 01111 = N | laximum free | quency | | | | | |
| | • | • | | | | | | |
| | • | • | | | | | | |
| | 00001 00000 = C 11111 • | enter freque | ncy. Oscilla | tor module is | s running at | the calibrate | ed frequency | <i>I</i> . |
| | 10000 = N | linimum freq | uency | | | | | |
| | | | | | | | | |
| | Logondy | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

3.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

3.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

3.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

3.7 Clock Sources and Oscillator Switching

The PIC18F2221/2321/4221/4321 family of devices includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. These devices also offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- Primary oscillators
- · Secondary oscillators
- · Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC<3:0> Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

The PIC18F2221/2321/4221/4321 family of devices offers the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a Real-Time Clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 13.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2221/2321/4221/4321 family of devices are shown in Figure 3-11. See **Section 24.0 "Special Features of the CPU"** for Configuration register details.




FIGURE 3-11: PIC18F2221/2321/4221/4321 FAMILY CLOCK DIAGRAM

3.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 3-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCS<1:0> bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "**Power-Managed Modes**".

| Note 1: | The Timer1 oscillator must be enabled to | | | | | |
|---------|---|--|--|--|--|--|
| | select the secondary clock source. The | | | | | |
| | Timer1 oscillator is enabled by setting the | | | | | |
| | T1OSCEN bit in the Timer1 Control regis- | | | | | |
| | ter (T1CON<3>). If the Timer1 oscillator | | | | | |
| | is not enabled, then any attempt to select | | | | | |
| | a secondary clock source will be ignored. | | | | | |
| 2: | It is recommended that the Timer1 | | | | | |

2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

3.7.2 OSCILLATOR TRANSITIONS

The PIC18F2221/2321/4221/4321 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

| REGISTER 3-2: | OSCCON | OSCILLA | | | SISTER | | | | | |
|----------------------|--|------------------|--------------|----------------|------------------|---------------|----------------------------------|-------|--|--|
| | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R ⁽¹⁾ | R-0 | R/W-0 | R/W-0 | | |
| | IDLEN | IRCF2 | IRCF1 | IRCF0 | OSTS | IOFS | SCS1 | SCS0 | | |
| | bit 7 | | | | | | • | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | IDLEN: Idle | e Enable bit | | | | | | | | |
| | | enters an lo | | | | | | | | |
| | | enters Slee | • | | | s executed | | | | |
| bit 6-4 | | : Internal Os | | | ct bits | | | | | |
| | 111 = 8 M 110 = 4 M | Hz (INTOSC Hz | anves cloc | k directiy) | | | | | | |
| | 101 = 2 M | Hz | | | | | | | | |
| | 100 = 1 M | | | | | | | | | |
| | 011 = 500 010 = 250 | | | | | | | | | |
| | 001 = 125 | | | | | | | | | |
| | 000 = 31 kHz (from either INTOSC/256 or INTRC directly) ⁽²⁾ | | | | | | | | | |
| bit 3 | OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾ 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running | | | | | | | | | |
| | | | | | | | llator is runn tor is not rea | | | |
| bit 2 | | DSC Freque | - | - | 0/1 | , | | , | | |
| | 1 = INTOSC frequency is stable | | | | | | | | | |
| | 0 = INTOSC frequency is not stable | | | | | | | | | |
| bit 1-0 | SCS<1:0>: System Clock Select bits | | | | | | | | | |
| | 1x = Internal oscillator block | | | | | | | | | |
| | 01 = Secondary (Timer1) oscillator 00 = Primary oscillator | | | | | | | | | |
| | Note 1: | Reset state | depends or | n state of the | e IESO Conf | iguration bit | | | | |
| | 2: | Source sele | ected by the | INTSRC bit | (OSCTUNE | E<7>), see t | ext. | | | |
| | 3: | Default out | put frequenc | y of INTOS | C on Reset. | | | | | |
| | Lenend | | | | | | | | | |
| | Legend: R = Reada | hla hit | ۸۸ – ۱۸ | /ritable bit | II – I Inin | nlomented | bit, read as | ·0' | | |
| | -n = Value | | | it is set | | s cleared | x = Bit is u | | | |
| | | | D | | 0 - 51(1 | | л – Dit 13 u | | | |
| | | | | | | | | | | |

3.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin in Crystal Oscillator modes) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the powermanaged mode (see Section 24.2 "Watchdog Timer (WDT)", Section 24.3 "Two-Speed Start-up" and Section 24.4 "Fail-Safe Clock Monitor" for more information). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. The INTOSC output is also enabled for Two-Speed Start-up at 1 MHz after a Reset.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in **Section 27.2 "DC Characteristics".**

3.9 Power-up Delays

Power-up delays are controlled by two or three timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 5.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT) which provides a fixed delay on power-up (parameter 33, Table 27-10). It is enabled by clearing (= 0) the PWRTEN Configuration bit (CONFIG2L<0>).

3.9.1 DELAYS FOR POWER-UP AND RETURN TO PRIMARY CLOCK

The second timer is the Oscillator Start-up Timer (OST), intended to delay execution until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, a third timer delays execution for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. At the end of these delays, the OSTS bit (OSCCON<3>) is set.

There is a delay of interval TCSD (parameter 38, Table 27-10), once execution is allowed to start, when the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

| OSC Mode | OSC1 Pin | OSC2 Pin |
|---------------|---|---|
| RC, INTIO1 | Floating, external resistor pulls high | At logic low (clock/4 output) |
| RCIO | Floating, external resistor pulls high | Configured as PORTA, bit 6 |
| INTIO2 | Configured as PORTA, bit 7 | Configured as PORTA, bit 6 |
| ECIO | Floating, driven by external clock | Configured as PORTA, bit 6 |
| EC | Floating, driven by external clock | At logic low (clock/4 output) |
| LP, XT and HS | Feedback inverter disabled at quiescent voltage level | Feedback inverter disabled at quiescent voltage level |

TABLE 3-3:OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 5-2 in **Section 5.0 "Reset"** for time-outs due to Sleep and MCLR Reset.

4.0 POWER-MANAGED MODES

PIC18F2221/2321/4221/4321 family devices offer a total of seven operating modes for more efficient power-management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

4.1.1 CLOCK SOURCES

The SCS<1:0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 4.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

| Mada | oscco | N Bits | Module | Clocking | Available Clock and Oscillator Source | | | | | |
|----------|-------------|----------|---------|-------------|---|--|--|--|--|--|
| Mode | IDLEN<7>(1) | SCS<1:0> | CPU | Peripherals | Available Clock and Oscillator Source | | | | | |
| Sleep | 0 | N/A | Off | Off | None – All clocks are disabled | | | | | |
| PRI_RUN | N/A | 00 | Clocked | Clocked | Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block. ⁽²⁾ This is the normal full power execution mode. | | | | | |
| SEC_RUN | N/A | 01 | Clocked | Clocked | Secondary – Timer1 Oscillator | | | | | |
| RC_RUN | N/A | 1x | Clocked | Clocked | Internal Oscillator Block ⁽²⁾ | | | | | |
| PRI_IDLE | 1 | 00 | Off | Clocked | Primary – LP, XT, HS, HSPLL, RC, EC | | | | | |
| SEC_IDLE | 1 | 01 | Off | Clocked | Secondary – Timer1 Oscillator | | | | | |
| RC_IDLE | 1 | 1x | Off | Clocked | Internal Oscillator Block ⁽²⁾ | | | | | |

TABLE 4-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC<3:0> Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC) is generating a stable 8 MHz output. Switching the clock source to the Timer1 oscillator would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

4.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset unless Two-Speed Start-up is enabled (see Section 24.3 "Two-Speed Start-up" or Section 24.4 "Fail-Safe Clock Monitor" for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 3.7.1 "Oscillator Control Register").


4.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high-accuracy clock source.

SEC_RUN mode is entered by setting the SCS<1:0> bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 4-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS<1:0> bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





4.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

| Note: | Caution should be used when modifying a |
|-------|--|
| | single IRCF bit. If VDD is less than 3V, it is |
| | possible to select a higher clock speed |
| | than is supported by the low VDD. |
| | Improper device operation may result if |
| | the VDD/FOSC specifications are violated. |

© 2009 Microchip Technology Inc.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (parameter 39, Table 27-10).

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

PC + 4





FIGURE 4-3:


Note 1: Clock transition typically occurs within 2-4 Tosc.



Program Counter

PC

FIGURE 4-4: TRANSITION TIMING FROM RC RUN MODE TO PRI RUN MODE



PC + 2

4.3 Sleep Mode

The power-managed Sleep mode in the PIC18F2221/ 2321/4221/4321 family devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 4-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 24.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

4.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.


Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 27-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

FIGURE 4-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE







4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD (parameter 38, Table 27-10) is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 4-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when writing the SCS<1:0> bits, entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE





FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



4.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 27-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

4.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

4.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode, or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

4.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

4.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 4-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see **Section 24.3 "Two-Speed Start-up"**) or Fail-Safe Clock Monitor (see **Section 24.4 "Fail-Safe Clock Monitor**") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

4.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 4-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

| Clock Source before Wake-up | Clock Source after Wake-up | Exit Delay | Clock Ready Status Bit (OSCCON) |
|--------------------------------|-------------------------------|---------------------------------------|------------------------------------|
| | LP, XT, HS | | |
| Primary Device Clock | HSPLL | TCSD ⁽¹⁾ | OSTS |
| (PRI_IDLE mode) | EC, RC | | |
| | INTOSC ⁽²⁾ | | IOFS |
| | LP, XT, HS | Tost ⁽³⁾ | |
| 11050 | HSPLL | Tost + t _{rc} ⁽³⁾ | OSTS |
| T1OSC | EC, RC | TCSD ⁽¹⁾ | |
| | INTOSC ⁽²⁾ | TIOBST ⁽⁴⁾ | IOFS |
| | LP, XT, HS | Tost ⁽³⁾ | |
| INTOSC ⁽³⁾ | HSPLL | Tost + t _{rc} ⁽³⁾ | OSTS |
| | EC, RC | Tcsd ⁽¹⁾ | |
| | INTOSC ⁽²⁾ | None | IOFS |
| | LP, XT, HS | Tost ⁽³⁾ | |
| None | HSPLL | Tost + t _{rc} ⁽³⁾ | OSTS |
| (Sleep mode) | EC, RC | TCSD ⁽¹⁾ | |
| | INTOSC ⁽²⁾ | TIOBST ⁽⁴⁾ | IOFS |

Note 1: TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 4.4 "Idle Modes**"). On Reset, INTOSC defaults to 1 MHz.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: TOST is the Oscillator Start-up Timer (parameter 32). t_{rc} is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.

4: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

5.0 RESET

The PIC18F2221/2321/4221/4321 family devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 5.4 "Brown-out Reset (BOR)".





| REGISTER 5-1: | | | | | - | - / | - (2) | | | | |
|---------------|---|--|---------------------------|----------------|--------------|---------------|----------------------|--------------|--|--|--|
| | R/W-0 | R/W-1 ⁽¹⁾ | U-0 | R/W-1 | R-1 | R-1 | R/W-0 ⁽²⁾ | R/W-0 | | | |
| | IPEN | SBOREN | | RI | TO | PD | POR | BOR | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | IPEN: Inte | errupt Priority | Enable bit | | | | | | | | |
| | | e priority level | | | | | | | | | |
| | | le priority leve | | | CXXX Comp | patibility mo | de) | | | | |
| bit 6 | | : BOR Softwa <1:0> = 01: | re Enable I | Dit | | | | | | | |
| | 1 = BOR i | | | | | | | | | | |
| | 0 = BOR i | | | | | | | | | | |
| | | <1:0> = 00, 1 | | | | | | | | | |
| | | bled and read | | | | | | | | | |
| bit 5 | | nented: Read | | | | | | | | | |
| bit 4 | | Instruction F | • | 4 | 4 h 6 | | | | | | |
| | 0 = The R | RESET instruct RESET instruct wn-out Reset | ion was ex | | | | st be set in so | ftware after | | | |
| bit 3 | TO: Watchdog Time-out Flag bit | | | | | | | | | | |
| | | y power-up, ⊂)T time-out oc | | truction or SI | LEEP instruc | tion | | | | | |
| bit 2 | PD: Powe | PD: Power-Down Detection Flag bit | | | | | | | | | |
| | | y power-up or y execution of | | | tion | | | | | | |
| bit 1 | POR: Pow | ver-on Reset | Status bit ⁽²⁾ |) | | | | | | | |
| | | wer-on Reset wer-on Reset | | | | | er-on Reset o | ccurs) | | | |
| bit 0 | BOR: Bro | wn-out Reset | Status bit | | | | | | | | |
| | 1 = A Brown-out Reset has not occurred (set by firmware only) | | | | | | | | | | |
| | 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) | | | | | | | | | | |
| | Note 1: | Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'. | | | | | | | | | |
| | The actual Reset value of POR is determined by the type of device Reset. Se notes following this register and Section 5.6 "Reset State of Registers additional information. | | | | | | | | | | |
| | <u> </u> | | | | | | | 1 | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | | | Vritable bit | | • | bit, read as | | | | |
| | -n = Value | at POR | '1' = E | Bit is set | .0, = Bit | is cleared | x = Bit is u | nknown | | | |
| | | | | | | | | | | | |
| | Note 1: | It is recom | | | | | | t has been | | | |
| | | detected so | that subse | equent Power | -on Resets | may be det | ected. | | | | |

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after Power-on Reset).

5.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F2221/2321/4221/4321 family devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See Section 11.5 "PORTE, TRISE and LATE Registers" for more information.

5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.


To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

FIGURE 5-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - **2:** $R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

5.4 Brown-out Reset (BOR)

PIC18F2221/2321/4221/4321 family devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> Configuration bits. There are a total of four BOR configurations which are summarized in Table 5-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

5.4.1 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

| Note: | Even when BOR is under software control, |
|-------|--|
| | the Brown-out Reset voltage level is still |
| | set by the BORV<1:0> Configuration bits. |
| | It cannot be changed in software. |

5.4.2 DETECTING BOR

When Brown-out Reset is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

5.4.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

| BOR Configuration BOREN1 BOREN0 | | Status of | | | | |
|---------------------------------|---|---------------------|--|--|--|--|
| | | SBOREN (RCON<6>) | BOR Operation | | | |
| 0 | 0 | Unavailable | BOR disabled; must be enabled by reprogramming the Configuration bits. | | | |
| 0 | 1 | Available | BOR enabled in software; operation controlled by SBOREN. | | | |
| 1 | 0 | Unavailable | BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode. | | | |
| 1 | 1 | Unavailable | BOR enabled in hardware; must be disabled by reprogramming the Configuration bits. | | | |

TABLE 5-1: BOR CONFIGURATIONS

5.5 Device Reset Timers

PIC18F2221/2321/4221/4321 family devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

5.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F2221/ 2321/4221/4321 family devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

5.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

5.5.3 PLL LOCK TIME-OUT

With the PLL enabled in HSPLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

5.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5, Figure 5-6 and Figure 5-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 5-3 through 5-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

| Oscillator | Power-up ⁽²⁾ and | Exit from | | |
|----------------|--|---------------------------------|---------------------------------|--|
| Configuration | PWRTEN = 0 | PWRTEN = 1 | Power-Managed Mode | |
| HSPLL | 66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾ | 1024 Tosc + 2 ms ⁽²⁾ | 1024 Tosc + 2 ms ⁽²⁾ | |
| HS, XT, LP | 66 ms ⁽¹⁾ + 1024 Tosc | 1024 Tosc | 1024 Tosc | |
| EC, ECIO | 66 ms ⁽¹⁾ | _ | — | |
| RC, RCIO | 66 ms ⁽¹⁾ | _ | — | |
| INTIO1, INTIO2 | 66 ms ⁽¹⁾ | — | — | |

TABLE 5-2:TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.




FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









5.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 5-3. These bits are used in software to determine the nature of the Reset. Table 5-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

| TABLE 5-3: | STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION |
|------------|--|
| | FOR RCON REGISTER |

| Condition | Program | RCON Register | | | | | STKPTR Register | |
|---|-----------------------|---------------|----|----|-----|-----|-----------------|--------|
| Condition | Counter | RI | то | PD | POR | BOR | STKFUL | STKUNF |
| Power-on Reset | 0000h | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| RESET Instruction | 0000h | 0 | u | u | u | u | u | u |
| Brown-out | 0000h | 1 | 1 | 1 | u | 0 | u | u |
| MCLR during power-managed Run modes | 0000h | u | 1 | u | u | u | u | u |
| MCLR during power-managed Idle modes and Sleep mode | 0000h | u | 1 | 0 | u | u | u | u |
| WDT Time-out during full power or power-managed Run mode | 0000h | u | 0 | u | u | u | u | u |
| MCLR during full power execution | 0000h | u | u | u | u | u | u | u |
| Stack Full Reset (STVREN = 1) | 0000h | u | u | u | u | u | 1 | u |
| Stack Underflow Reset (STVREN = 1) | 0000h | u | u | u | u | u | u | 1 |
| Stack Underflow Error (not an actual Reset, STVREN = 0) | 0000h | u | u | u | u | u | u | 1 |
| WDT time-out during power-managed Idle or Sleep modes | PC + 2 | u | 0 | 0 | u | u | u | u |
| Interrupt exit from power-managed modes | PC + 2 ⁽¹⁾ | u | u | 0 | u | u | u | u |

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN<1:0> Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

| Register | Applicable Devices | | | es | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | |
|----------|--------------------|------|------|------|------------------------------------|--|---------------------------------|--|
| TOSU | 2221 | 2321 | 4221 | 4321 | 0 0000 | 0 0000 | 0 uuuu (3) | |
| TOSH | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu (3) | |
| TOSL | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu (3) | |
| STKPTR | 2221 | 2321 | 4221 | 4321 | 00-0 0000 | uu-0 0000 | uu-u uuuu (3) | |
| PCLATU | 2221 | 2321 | 4221 | 4321 | 00 0000 | 00 0000 | uu uuuu | |
| PCLATH | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս | |
| PCL | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | PC + 2 ⁽²⁾ | |
| TBLPTRU | 2221 | 2321 | 4221 | 4321 | 00 0000 | 00 0000 | uu uuuu | |
| TBLPTRH | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| TBLPTRL | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| TABLAT | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu | |
| PRODH | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu | |
| PRODL | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | uuuu uuuu | uuuu uuuu | |
| INTCON | 2221 | 2321 | 4221 | 4321 | 0000 000x | 0000 000u | uuuu uuuu (1) | |
| INTCON2 | 2221 | 2321 | 4221 | 4321 | 1111 -1-1 | 1111 -1-1 | uuuu -u-u (1) | |
| INTCON3 | 2221 | 2321 | 4221 | 4321 | 11-0 0-00 | 11-0 0-00 | uu-u u-uu (1) | |
| INDF0 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| POSTINC0 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| POSTDEC0 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| PREINC0 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| PLUSW0 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| FSR0H | 2221 | 2321 | 4221 | 4321 | 0000 | 0000 | uuuu | |
| FSR0L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | սսսս սսսս | |
| WREG | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | นนนน นนนน | սսսս սսսս | |
| INDF1 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| POSTINC1 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| POSTDEC1 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| PREINC1 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |
| PLUSW1 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A | |

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

| TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) | | | | | | | |
|--|--------------------|------|------------------------------------|--|---------------------------------|-----------|-----------|
| Register | Applicable Devices | | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | | |
| FSR1H | 2221 | 2321 | 4221 | 4321 | 0000 | 0000 | uuuu |
| FSR1L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| BSR | 2221 | 2321 | 4221 | 4321 | 0000 | 0000 | uuuu |
| INDF2 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A |
| POSTINC2 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A |
| POSTDEC2 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A |
| PREINC2 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A |
| PLUSW2 | 2221 | 2321 | 4221 | 4321 | N/A | N/A | N/A |
| FSR2H | 2221 | 2321 | 4221 | 4321 | 0000 | 0000 | uuuu |
| FSR2L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| STATUS | 2221 | 2321 | 4221 | 4321 | x xxxx | u uuuu | u uuuu |
| TMR0H | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR0L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| TOCON | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | uuuu uuuu |
| OSCCON | 2221 | 2321 | 4221 | 4321 | 0100 q000 | 0100 q000 | uuuu uuqu |
| HLVDCON | 2221 | 2321 | 4221 | 4321 | 0-00 0101 | 0-00 0101 | u-uu uuuu |
| WDTCON | 2221 | 2321 | 4221 | 4321 | 0 | 0 | u |
| RCON ⁽⁴⁾ | 2221 | 2321 | 4221 | 4321 | 0q-1 11q0 | 0q-q qquu | uq-u qquu |
| TMR1H | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| TMR1L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | นนนน นนนน | սսսս սսսս |
| T1CON | 2221 | 2321 | 4221 | 4321 | 0000 0000 | u0uu uuuu | นนนน นนนน |
| TMR2 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| PR2 | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | 1111 1111 |
| T2CON | 2221 | 2321 | 4221 | 4321 | -000 0000 | -000 0000 | -uuu uuuu |
| SSPBUF | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| SSPADD | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPSTAT | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPCON1 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| SSPCON2 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 5-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

| Register | Applicable Devices | | Applicable Devices Power-on Reset, Brown-out Reset | | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt | |
|----------|--------------------|------|---|------|--|---------------------------------|-----------|
| ADRESH | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | นนนน นนนน | นนนน นนนน |
| ADRESL | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | นนนน นนนน |
| ADCON0 | 2221 | 2321 | 4221 | 4321 | 00 0000 | 00 0000 | uu uuuu |
| ADCON1 | 2221 | 2321 | 4221 | 4321 | 00 0qqq | 00 0qqq | uu uuuu |
| ADCON2 | 2221 | 2321 | 4221 | 4321 | 0-00 0000 | 0-00 0000 | u-uu uuuu |
| CCPR1H | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | นนนน นนนน |
| CCPR1L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| CCP1CON | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| | 2221 | 2321 | 4221 | 4321 | 00 0000 | 00 0000 | uu uuuu |
| CCPR2H | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| CCPR2L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| CCP2CON | 2221 | 2321 | 4221 | 4321 | 00 0000 | 00 0000 | uu uuuu |
| BAUDCON | 2221 | 2321 | 4221 | 4321 | 0100 0-00 | 0100 0-00 | uu uuuu |
| ECCP1DEL | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| ECCP1AS | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| | 2221 | 2321 | 4221 | 4321 | 0000 00 | 0000 00 | uuuu uu |
| CVRCON | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| CMCON | 2221 | 2321 | 4221 | 4321 | 0000 0111 | 0000 0111 | uuuu uuuu |
| TMR3H | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| TMR3L | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| T3CON | 2221 | 2321 | 4221 | 4321 | 0000 0000 | սսսս սսսս | սսսս սսսս |
| SPBRGH | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| SPBRG | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| RCREG | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| TXREG | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| TXSTA | 2221 | 2321 | 4221 | 4321 | 0000 0010 | 0000 0010 | սսսս սսսս |
| RCSTA | 2221 | 2321 | 4221 | 4321 | 0000 000x | 0000 000x | սսսս սսսս |
| EEADR | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| EEDATA | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | սսսս սսսս |
| EECON2 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | 0000 0000 |
| EECON1 | 2221 | 2321 | 4221 | 4321 | xx-0 x000 | uu-0 u000 | uu-0 u000 |

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

| Register | Applicable Devices | | Applicable Devices Power-on Reset, Brown-out Reset | | REGISTERS (CONTINU MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | , Wake-up via WDT or Interrupt | |
|----------------------|--------------------|------|---|------|--|--------------------------------------|--------------------------|
| IPR2 | 2221 | 2321 | 4221 | 4321 | 11-1 1111 | 11-1 1111 | uu-u uuuu |
| PIR2 | 2221 | 2321 | 4221 | 4321 | 00-0 0000 | 00-0 0000 | uu-u uuuu (1) |
| PIE2 | 2221 | 2321 | 4221 | 4321 | 00-0 0000 | 00-0 0000 | uu-u uuuu |
| IPR1 | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | นนนน นนนน |
| | 2221 | 2321 | 4221 | 4321 | -111 1111 | -111 1111 | -uuu uuuu |
| PIR1 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu (1) |
| | 2221 | 2321 | 4221 | 4321 | -000 0000 | -000 0000 | -uuu uuuu (1) |
| PIE1 | 2221 | 2321 | 4221 | 4321 | 0000 0000 | 0000 0000 | uuuu uuuu |
| | 2221 | 2321 | 4221 | 4321 | -000 0000 | -000 0000 | -uuu uuuu |
| OSCTUNE | 2221 | 2321 | 4221 | 4321 | 00-0 0000 | 00-0 0000 | uu-u uuuu |
| TRISE | 2221 | 2321 | 4221 | 4321 | 0000 -111 | 0000 -111 | uuuu -uuu |
| TRISD | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISC | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISB | 2221 | 2321 | 4221 | 4321 | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA ⁽⁵⁾ | 2221 | 2321 | 4221 | 4321 | 1111 1111 (5) | 1111 1111 (5) | uuuu uuuu (5) |
| LATE | 2221 | 2321 | 4221 | 4321 | xxx | uuu | uuu |
| LATD | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| LATC | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| LATB | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| LATA ⁽⁵⁾ | 2221 | 2321 | 4221 | 4321 | _{хххх хххх} (5) | uuuu uuuu ⁽⁵⁾ | uuuu uuuu ⁽⁵⁾ |
| PORTE | 2221 | 2321 | 4221 | 4321 | XXXX | uuuu | uuuu |
| | 2221 | 2321 | 4221 | 4321 | x | u | u |
| PORTD | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| PORTC | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | uuuu uuuu |
| PORTB | 2221 | 2321 | 4221 | 4321 | XXXX XXXX | սսսս սսսս | սսսս սսսս |
| PORTA ⁽⁵⁾ | 2221 | 2321 | 4221 | 4321 | xx0x 0000 (5) | uu0u 0000 (5) | uuuu uuuu (5) |

TABLE 5-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 5-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

6.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in Section 7.0 "Flash Program Memory". Data EEPROM is discussed separately in Section 8.0 "Data EEPROM Memory".

6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2221 and PIC18F4221 each have 4 Kbytes of Flash memory and can store up to 2048 single-word instructions. The PIC18F2321 and PIC18F4321 each have 8 Kbytes of Flash memory and can store up to 4096 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18F2221/4221 and PIC18F2321/4321 devices are shown in Figure 6-1.




FIGURE 6-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2221/2321/4221/4321 FAMILY

6.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 6.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

6.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

6.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 6-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 6-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



6.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

| Note: | Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is |
|-------|---|
| | not the same as a Reset, as the contents of the SFRs are not affected. |

6.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 6-1: STKPTR: STACK POINTER REGISTER

| | R/C-0 | R/C-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---------|--|--|--------------------|-------|-------|-------|-------|-------|--|--|
| | STKFUL ⁽¹⁾ | STKUNF ⁽¹⁾ | _ | SP4 | SP3 | SP2 | SP1 | SP0 | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | STKFUL: St | ack Full Flag b | oit ⁽¹⁾ | | | | | | | |
| | | 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed | | | | | | | | |
| bit 6 | STKUNF: St | STKUNF: Stack Underflow Flag bit ⁽¹⁾ | | | | | | | | |
| | 1 = Stack underflow occurred 0 = Stack underflow did not occur | | | | | | | | | |
| bit 5 | Unimpleme | Unimplemented: Read as '0' | | | | | | | | |
| bit 4-0 | SP<4:0>: Stack Pointer Location bits | | | | | | | | | |
| | Note 1: Bit 7 and bit 6 are cleared by user software or by a POR. | | | | | | | | | |
| | | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | C = Clearable only bit |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

6.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

6.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

| CALL | SUB1, FAST • | ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK |
|------|------------------------|---|
| SUB1 | • • RETURN, FAS: | F ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK |

6.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

6.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

| | MOVE | OFFSET, | W |
|-------|-------|---------|---|
| | CALL | TABLE | |
| ORG | nn00h | | |
| TABLE | ADDWF | PCL | |
| | RETLW | nnh | |
| | RETLW | nnh | |
| | RETLW | nnh | |
| | | | |
| | • | | |
| | • | | |
| | | | |

6.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 7.1 "Table Reads and Table Writes".

6.2 PIC18 Instruction Cycle

6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-3.

6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 6-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).




FIGURE 6-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW

| | Тсү0 | TCY1 | Tcy2 | TCY3 | TcY4 | TCY5 | | |
|--|-------------|-----------|-----------|-----------|-------------|---------------|--|--|
| 1. MOVLW 55h | Fetch 1 | Execute 1 | | | • | | | |
| 2. MOVWF PORTB | | Fetch 2 | Execute 2 | | | | | |
| 3. BRA SUB_1 | | | Fetch 3 | Execute 3 | | | | |
| 4. BSF PORTA, BIT3 (| Forced NOP) | | | Fetch 4 | Flush (NOP) | | | |
| 5. Instruction @ addre | ss SUB_1 | | | | Fetch SUB_1 | Execute SUB_1 | | |
| All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed. | | | | | | | | |

6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 6.1.1** "**Program Counter**").

Figure 6-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 6-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 "Instruction Set Summary" provides further details of the instruction set.

| | | | | LSB = 1 | LSB = 0 | Word Address \downarrow |
|----------------|------------|--------------------|-----|----------------|---------|---------------------------|
| | Program M | lemory | Г | | | 000000h |
| | Byte Locat | ions \rightarrow | Γ | | | 000002h |
| | | | Γ | | | 000004h |
| | | | Γ | | | 000006h |
| Instruction 1: | MOVLW | 055h | Γ | 0Fh | 55h | 000008h |
| Instruction 2: | GOTO | 0006h | Γ | EFh | 03h | 00000Ah |
| | | | Γ | F0h | 00h | 00000Ch |
| Instruction 3: | MOVFF | 123h, 4 | 56h | C1h | 23h | 00000Eh |
| | | | Γ | F4h | 56h | 000010h |
| | | | Γ | | | 000012h |
| | | | Γ | | | 000014h |

FIGURE 6-4: INSTRUCTIONS IN PROGRAM MEMORY

6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

| Note: | See Section 6.6 "PIC18 Instruction |
|-------|---|
| | Execution and the Extended Instruc- |
| | tion Set" for information on two-word |
| | instructions in the extended instruction set. |

| CASE 1: | |
|---------------------|---|
| Object Code | Source Code |
| 0110 0110 0000 0000 | TSTFSZ REG1 ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 ; No, skip this word |
| 1111 0100 0101 0110 | ; Execute this word as a NOP |
| 0010 0100 0000 0000 | ADDWF REG3 ; continue code |
| CASE 2: | |
| Object Code | Source Code |
| 0110 0110 0000 0000 | TSTFSZ REG1 ; is RAM location 0? |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 ; Yes, execute this word |
| 1111 0100 0101 0110 | ; 2nd word of instruction |
| 0010 0100 0000 0000 | ADDWF REG3 ; continue code |

6.3 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 6.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F2221/2321/4221/4321 family devices implement 2 banks. Figure 6-5 shows the data memory organization for the PIC18F2221/2321/4221/4321 family devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 6.3.2 "Access Bank"** provides a detailed description of the Access RAM.

6.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.


Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 6-6.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





6.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.5.3 "Mapping the Access Bank in Indexed Literal Offset Addressing Mode".

6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 6-1 and Table 6-2. The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 6-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2221/2321/4221/4321 FAMILY DEVICES

| Address | Name | Address | Name | Address | Name | Address | Name |
|---------|-------------------------|---------|-------------------------|---------|-------------------------|---------|----------------------|
| FFFh | TOSU | FDFh | INDF2 ⁽¹⁾ | FBFh | CCPR1H | F9Fh | IPR1 |
| FFEh | TOSH | FDEh | POSTINC2 ⁽¹⁾ | FBEh | CCPR1L | F9Eh | PIR1 |
| FFDh | TOSL | FDDh | POSTDEC2 ⁽¹⁾ | FBDh | CCP1CON | F9Dh | PIE1 |
| FFCh | STKPTR | FDCh | PREINC2 ⁽¹⁾ | FBCh | CCPR2H | F9Ch | (2) |
| FFBh | PCLATU | FDBh | PLUSW2 ⁽¹⁾ | FBBh | CCPR2L | F9Bh | OSCTUNE |
| FFAh | PCLATH | FDAh | FSR2H | FBAh | CCP2CON | F9Ah | (2) |
| FF9h | PCL | FD9h | FSR2L | FB9h | (2) | F99h | (2) |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | BAUDCON | F98h | (2) |
| FF7h | TBLPTRH | FD7h | TMR0H | FB7h | ECCP1DEL ⁽³⁾ | F97h | (2) |
| FF6h | TBLPTRL | FD6h | TMR0L | FB6h | ECCP1AS ⁽³⁾ | F96h | TRISE ⁽³⁾ |
| FF5h | TABLAT | FD5h | T0CON | FB5h | CVRCON | F95h | TRISD ⁽³⁾ |
| FF4h | PRODH | FD4h | (2) | FB4h | CMCON | F94h | TRISC |
| FF3h | PRODL | FD3h | OSCCON | FB3h | TMR3H | F93h | TRISB |
| FF2h | INTCON | FD2h | HLVDCON | FB2h | TMR3L | F92h | TRISA |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h | T3CON | F91h | (2) |
| FF0h | INTCON3 | FD0h | RCON | FB0h | SPBRGH | F90h | (2) |
| FEFh | INDF0 ⁽¹⁾ | FCFh | TMR1H | FAFh | SPBRG | F8Fh | (2) |
| FEEh | POSTINC0 ⁽¹⁾ | FCEh | TMR1L | FAEh | RCREG | F8Eh | (2) |
| FEDh | POSTDEC0 ⁽¹⁾ | FCDh | T1CON | FADh | TXREG | F8Dh | LATE ⁽³⁾ |
| FECh | PREINC0 ⁽¹⁾ | FCCh | TMR2 | FACh | TXSTA | F8Ch | LATD ⁽³⁾ |
| FEBh | PLUSW0 ⁽¹⁾ | FCBh | PR2 | FABh | RCSTA | F8Bh | LATC |
| FEAh | FSR0H | FCAh | T2CON | FAAh | (2) | F8Ah | LATB |
| FE9h | FSR0L | FC9h | SSPBUF | FA9h | EEADR | F89h | LATA |
| FE8h | WREG | FC8h | SSPADD | FA8h | EEDATA | F88h | (2) |
| FE7h | INDF1 ⁽¹⁾ | FC7h | SSPSTAT | FA7h | EECON2 ⁽¹⁾ | F87h | (2) |
| FE6h | POSTINC1 ⁽¹⁾ | FC6h | SSPCON1 | FA6h | EECON1 | F86h | (2) |
| FE5h | POSTDEC1 ⁽¹⁾ | FC5h | SSPCON2 | FA5h | (2) | F85h | (2) |
| FE4h | PREINC1 ⁽¹⁾ | FC4h | ADRESH | FA4h | (2) | F84h | PORTE |
| FE3h | PLUSW1 ⁽¹⁾ | FC3h | ADRESL | FA3h | (2) | F83h | PORTD ⁽³⁾ |
| FE2h | FSR1H | FC2h | ADCON0 | FA2h | IPR2 | F82h | PORTC |
| FE1h | FSR1L | FC1h | ADCON1 | FA1h | PIR2 | F81h | PORTB |
| FE0h | BSR | FC0h | ADCON2 | FA0h | PIE2 | F80h | PORTA |

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 28-pin devices.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details or page: | |
|-----------|--------------------------------------|-----------------------|-----------------|---------------|----------------|----------------|------------------|-------------|----------------------|---------------------|--|
| TOSU | Top-of-Stack Upper Byte (TOS<20:16>) | | | | | | | | | 55, 60 | |
| TOSH | Top-of-Stack | 0000 0000 | 55, 60 | | | | | | | | |
| TOSL | Top-of-Stack Low Byte (TOS<7:0>) | | | | | | | | | 55, 60 | |
| STKPTR | STKFUL ⁽⁶⁾ | STKUNF ⁽⁶⁾ | — | SP4 | SP3 | SP2 | SP1 | SP0 | 00-0 0000 | 55, 61 | |
| PCLATU | _ | | 00 0000 | 55, 60 | | | | | | | |
| PCLATH | Holding Regis | | 0000 0000 | 55, 60 | | | | | | | |
| PCL | PC Low Byte | PC Low Byte (PC<7:0>) | | | | | | | | | |
| TBLPTRU | _ | _ | bit 21 | Program Mer | mory Table Poi | inter Upper By | te (TBLPTR<20 |):16>) | 00 0000 | 55, 82 | |
| TBLPTRH | Program Mer | nory Table Poi | inter High Byte | e (TBLPTR<1 | 5:8>) | | | | 0000 0000 | 55, 82 | |
| TBLPTRL | Program Mer | nory Table Poi | inter Low Byte | (TBLPTR<7: | 0>) | | | | 0000 0000 | 55, 82 | |
| TABLAT | Program Mer | nory Table Lat | ch | | | | | | 0000 0000 | 55, 82 | |
| PRODH | Product Regi | ster High Byte | | | | | | | XXXX XXXX | 55, 95 | |
| PRODL | Product Regi | ster Low Byte | | | | | | | XXXX XXXX | 55, 95 | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 0000 000x | 55, 99 | |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | _ | TMR0IP | _ | RBIP | 1111 -1-1 | 55, 100 | |
| INTCON3 | INT2IP | INT1IP | _ | INT2IE | INT1IE | _ | INT2IF | INT1IF | 11-0 0-00 | 55, 101 | |
| INDF0 | Uses content | s of FSR0 to a | ddress data n | nemory – valu | e of FSR0 not | changed (not | a physical regis | ter) | N/A | 55, 74 | |
| POSTINC0 | Uses content | s of FSR0 to a | address data n | nemory – valu | e of FSR0 pos | t-incremented | (not a physical | register) | N/A | 55, 74 | |
| POSTDEC0 | | | | - | | | I (not a physica | | N/A | 55, 74 | |
| PREINC0 | | | | - | | | not a physical r | | N/A | 55, 74 | |
| PLUSW0 | | s of FSR0 to a | | - | | | not a physical r | | N/A | 55, 74 | |
| FSR0H | _ | — | — | — | Indirect Data | Memory Addre | ess Pointer 0 H | igh Byte | 0000 | 55, 74 | |
| FSR0L | Indirect Data | Memory Addr | ess Pointer 0 | Low Byte | | | | | XXXX XXXX | 55, 74 | |
| WREG | Working Regi | ster | | | | | | | XXXX XXXX | 55 | |
| INDF1 | Uses content | s of FSR1 to a | ddress data n | nemory – valu | e of FSR1 not | changed (not | a physical regis | ter) | N/A | 55, 74 | |
| POSTINC1 | Uses content | s of FSR1 to a | ddress data n | nemory – valu | e of FSR1 pos | t-incremented | (not a physical | register) | N/A | 55, 74 | |
| POSTDEC1 | Uses content | s of FSR1 to a | address data n | nemory – valu | e of FSR1 pos | t-decremented | l (not a physica | l register) | N/A | 55, 74 | |
| PREINC1 | Uses content | s of FSR1 to a | address data n | nemory – valu | e of FSR1 pre- | -incremented (| not a physical r | egister) | N/A | 55, 74 | |
| PLUSW1 | Uses content value of FSR | | address data n | nemory – valu | e of FSR1 pre- | -incremented (| not a physical r | egister) – | N/A | 55, 74 | |
| FSR1H | _ | _ | _ | _ | Indirect Data | Memory Addre | ess Pointer 1 H | igh Byte | 0000 | 56, 74 | |
| FSR1L | Indirect Data | Memory Addr | ess Pointer 1 | Low Byte | | | | | XXXX XXXX | 56, 74 | |
| BSR | _ | _ | _ | _ | Bank Select I | Register | | | 0000 | 56, 65 | |
| INDF2 | Uses content | s of FSR2 to a | ddress data n | nemory – valu | e of FSR2 not | changed (not | a physical regis | ter) | N/A | 56, 74 | |
| POSTINC2 | Uses content | s of FSR2 to a | ddress data n | nemory – valu | e of FSR2 pos | t-incremented | (not a physical | register) | N/A | 56, 74 | |
| POSTDEC2 | Uses content | s of FSR2 to a | address data n | nemory – valu | e of FSR2 pos | t-decremented | l (not a physica | l register) | N/A | 56, 74 | |
| PREINC2 | Uses content | s of FSR2 to a | address data n | nemory – valu | e of FSR2 pre- | -incremented (| not a physical r | egister) | N/A | 56, 74 | |
| PLUSW2 | Uses content value of FSR | | address data n | nemory – valu | e of FSR2 pre- | -incremented (| not a physical r | egister) – | N/A | 56, 74 | |
| FSR2H | — | — | — | — | Indirect Data | Memory Addre | ess Pointer 2 H | igh Byte | 0000 | 56, 74 | |
| FSR2L | Indirect Data | Memory Addr | ess Pointer 2 | Low Byte | • | | | | XXXX XXXX | 56, 74 | |
| STATUS | | | | N | OV | Z | DC | С | x xxxx | 56, 72 | |

TABLE 6-2: **REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321)**

Note

The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)". 1:

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 3.6.4 "PLL in 3: INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. 5: When disabled, these bits read as '0'.

6: Bit 7 and bit 6 are cleared by user software or by a POR.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: |
|-----------|--------------------------|-----------------------|---------------------------|---------------------|---------------------|---------------------|----------------------------|-----------------------|----------------------|---------------------|
| TMR0H | Timer0 Regis | 0000 0000 | 56, 131 | | | | | | | |
| TMR0L | Timer0 Register Low Byte | | | | | | | | | 56, 131 |
| T0CON | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 | 1111 1111 | 56, 129 |
| OSCCON | IDLEN | IRCF2 | IRCF1 | IRCF0 | OSTS | IOFS | SCS1 | SCS0 | 0100 q000 | 37, 56 |
| HLVDCON | VDIRMAG | — | IRVST | HLVDEN | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 | 0-00 0101 | 56, 253 |
| WDTCON | — | _ | - | _ | _ | _ | _ | SWDTEN | 0 | 56, 270 |
| RCON | IPEN | SBOREN ⁽¹⁾ | _ | RI | TO | PD | POR | BOR | 0q-1 11q0 | 48, 54, 108 |
| TMR1H | Timer1 Regis | ter High Byte | | | | | | • | XXXX XXXX | 56, 137 |
| TMR1L | Timer1 Regis | ter Low Byte | | | | | | | XXXX XXXX | 56, 137 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T10SCEN | T1SYNC | TMR1CS | TMR10N | 0000 0000 | 56, 133 |
| TMR2 | Timer2 Regis | ter | | | | | | • | 0000 0000 | 56, 140 |
| PR2 | Timer2 Perio | d Register | | | | | | | 1111 1111 | 56, 140 |
| T2CON | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | 56, 139 |
| SSPBUF | MSSP Receiv | ve Buffer/Trans | smit Register | | | | | | XXXX XXXX | 56, 175, 176 |
| SSPADD | MSSP Addre | ss Register in | I ² C™ Slave m | ode. MSSP B | aud Rate Relo | ad Register in | I ² C Master mo | ode. | 0000 0000 | 56, 176 |
| SSPSTAT | SMP | CKE | D/Ā | Р | S | R/W | UA | BF | 0000 0000 | 56, 168, 177 |
| SSPCON1 | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 56, 169, 178 |
| SSPCON2 | GCEN | ACKSTAT | ACKDT/ ADMSK5 | ACKEN/ ADMSK4 | RCEN/ ADMSK3 | PEN/ ADMSK2 | RSEN/ ADMSK1 | SEN | 0000 0000 | 56, 179 |
| ADRESH | A/D Result R | egister High B | yte | | | | | | XXXX XXXX | 57, 242 |
| ADRESL | A/D Result R | egister Low By | /te | | | | | | xxxx xxxx | 57, 242 |
| ADCON0 | — | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 00 0000 | 57, 233 |
| ADCON1 | — | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 00 0qqq | 57, 234 |
| ADCON2 | ADFM | — | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 0-00 0000 | 57, 235 |
| CCPR1H | Capture/Com | pare/PWM Re | gister 1 High I | Byte | | | | | xxxx xxxx | 57, 146 |
| CCPR1L | Capture/Com | pare/PWM Re | gister 1 Low E | Byte | | | | | xxxx xxxx | 57, 146 |
| CCP1CON | P1M1 ⁽²⁾ | P1M0 ⁽²⁾ | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 0000 0000 | 57, 145, 153 |
| CCPR2H | Capture/Com | pare/PWM Re | gister 2 High I | Byte | | | | | XXXX XXXX | 57, 146 |
| CCPR2L | Capture/Com | pare/PWM Re | gister 2 Low E | Byte | | | | | xxxx xxxx | 57, 146 |
| CCP2CON | — | _ | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 00 0000 | 57, 145 |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | _ | WUE | ABDEN | 0100 0-00 | 57, 214 |
| ECCP1DEL | PRSEN | PDC6 ⁽²⁾ | PDC5 ⁽²⁾ | PDC4 ⁽²⁾ | PDC3 ⁽²⁾ | PDC2 ⁽²⁾ | PDC1 ⁽²⁾ | PDC0 ⁽²⁾ | 0000 0000 | 57, 162 |
| ECCP1AS | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 ⁽²⁾ | PSSBD0 ⁽²⁾ | 0000 0000 | 57, 163 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 0000 0000 | 57, 249 |
| CMCON | C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 0000 0111 | 57, 243 |
| TMR3H | Timer3 Regis | ter High Byte | | | | | | | XXXX XXXX | 57, 143 |
| TMR3L | Timer3 Regis | ter Low Byte | | | | | | • | XXXX XXXX | 57, 143 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 0000 0000 | 57, 141 |

TABLE 6-2:REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321) (CONTINUED)

 $\label{eq:legend: second sec$

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 3.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

6: Bit 7 and bit 6 are cleared by user software or by a POR.

| File Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Details on page: | | |
|----------------------|--|--------------------------|----------------|------------------|--------------------|--------------------|--------------------|--------------------|----------------------|------------------|--|--|
| SPBRGH | EUSART Bau | 0000 0000 | 57, 216 | | | | | | | | | |
| SPBRG | EUSART Bau | 0000 0000 | 57, 216 | | | | | | | | | |
| RCREG | EUSART Red | EUSART Receive Register | | | | | | | | | | |
| TXREG | EUSART Tra | EUSART Transmit Register | | | | | | | | | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 57, 212 | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 57, 213 | | |
| EEADR | EEPROM Ad | dress Registe | r | | | | | | 0000 0000 | 57, 80, 89 | | |
| EEDATA | EEPROM Da | ta Register | | | | | | | 0000 0000 | 57, 80, 89 | | |
| EECON2 | EEPROM Co | ntrol Register | 2 (not a physi | cal register) | | | | | 0000 0000 | 57, 80, 89 | | |
| EECON1 | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD | xx-0 x000 | 57, 81, 90 | | |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 11-1 1111 | 58, 107 | | |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 00-0 0000 | 58, 103 | | |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 00-0 0000 | 58, 105 | | |
| IPR1 | PSPIP ⁽²⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 1111 1111 | 58, 106 | | |
| PIR1 | PSPIF ⁽²⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 58, 102 | | |
| PIE1 | PSPIE ⁽²⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 58, 104 | | |
| OSCTUNE | INTSRC | PLLEN ⁽³⁾ | — | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 | 00-0 0000 | 33, 58 | | |
| TRISE ⁽²⁾ | IBF | OBF | IBOV | PSPMODE | _ | TRISE2 | TRISE1 | TRISE0 | 0000 -111 | 58, 124 | | |
| TRISD ⁽²⁾ | PORTD Data | Direction Con | trol Register | | | | | | 1111 1111 | 58, 120 | | |
| TRISC | PORTC Data | Direction Con | trol Register | | | | | | 1111 1111 | 58, 117 | | |
| TRISB | PORTB Data | Direction Con | trol Register | | | | | | 1111 1111 | 58, 114 | | |
| TRISA | TRISA7 ⁽⁵⁾ | TRISA6 ⁽⁵⁾ | PORTA Data | Direction Con | trol Register | | | | 1111 1111 | 58, 111 | | |
| LATE ⁽²⁾ | - | — | — | — | _ | | Latch Register | | xxx | 58, 123 | | |
| LATD ⁽²⁾ | PORTD Data | Latch Registe | er (Read and V | Vrite to Data L | atch) | | | | XXXX XXXX | 58, 120 | | |
| LATC | PORTC Data | Latch Registe | er (Read and V | Vrite to Data L | atch) | | | | XXXX XXXX | 58, 117 | | |
| LATB | PORTB Data | Latch Registe | er (Read and V | Vrite to Data La | atch) | | | | XXXX XXXX | 58, 114 | | |
| LATA | LATA7 ⁽⁵⁾ LATA6 ⁽⁵⁾ PORTA Data Latch Register (Read and Write to Data Latch) | | | | | | | | | 58, 111 | | |
| PORTE | — | — | — | _ | RE3 ⁽⁴⁾ | RE2 ⁽²⁾ | RE1 ⁽²⁾ | RE0 ⁽²⁾ | xxxx | 58, 123 | | |
| PORTD ⁽²⁾ | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | XXXX XXXX | 58, 120 | | |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | XXXX XXXX | 58, 117 | | |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | XXXX XXXX | 58, 114 | | |
| PORTA | RA7 ⁽⁵⁾ | RA6 ⁽⁵⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xx0x 0000 | 58, 111 | | |

TABLE 6-2:REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are not implemented on 28-pin devices and are read as '0'. Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 3.6.4 "PLL in INTOSC Modes".

4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as '0'. This bit is read-only.

5: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

6: Bit 7 and bit 6 are cleared by user software or by a POR.

Note

6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

REGISTER 6-2: STATUS REGISTER

| | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | |
|---------|---|------------------------------------|---------------|---------------|--|--------------|--------------|-------|--|--|--|--|
| | — | — | — | Ν | OV | Z | DC | С | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | | |
| bit 7-5 | Unimplemented: Read as '0' | | | | | | | | | | | |
| bit 4 | N: Negative bit This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1). | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | t was negativ t was positive | | | | | | | | | | |
| bit 3 | OV: Overf | low bit | | | | | | | | | | |
| | This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred | | | | | | | | | | | |
| bit 2 | Z: Zero bit | t | | | | | | | | | | |
| | | esult of an ari esult of an ari | | | |) | | | | | | |
| bit 1 | | Carry/borrow | | • | | | | | | | | |
| | For ADDWI | F, ADDLW, SUB | BLW and SUP | BWF instructi | ons: | | | | | | | |
| | | y-out from the rry-out from t | | | | rred | | | | | | |
| | Note: | complemer | nt of the sec | ond operan | d. A subtrac d. For rotate le source reg | e (RRF, RLF) | | | | | | |
| bit 0 | C: Carry/b | orrow bit | | | | | | | | | | |
| | For ADDWF, ADDLW, SUBLW and SUBWF instructions: | | | | | | | | | | | |
| | 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred | | | | | | | | | | | |
| | Note: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register. | | | | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | able bit | W = W | /ritable bit | U = Unin | plemented | bit, read as | 0' | | | | |

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

6.4 Data Addressing Modes

Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 6.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 6.5.1 "Indexed Addressing with Literal Offset**".

6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

6.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (Section 6.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

6.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 6-5.

EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

| | LFSR | FSR0, 100h | ; | |
|---------|-------|------------|---|----------------|
| NEXT | CLRF | POSTINC0 | ; | Clear INDF |
| | | | ; | register then |
| | | | ; | inc pointer |
| | BTFSS | FSROH, 1 | ; | All done with |
| | | | ; | Bank1? |
| | BRA | NEXT | ; | NO, clear next |
| CONTINU | Ξ | | ; | YES, continue |
| | | | | |

6.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).




FIGURE 6-7: INDIRECT ADDRESSING

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

6.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

6.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

6.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

6.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 6-8.

Those who desire to use bit-oriented or byte-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 24.2.1** "Extended Instruction Syntax".

FIGURE 6-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)



When 'a' = 0 and 'f' \geq 60h:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.


When 'a' = 0 and 'f' \leq 5Fh:

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of 'f'):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



6.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET ADDRESSING MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 6.3.2 "Access Bank**"). An example of Access Bank remapping in this addressing mode is shown in Figure 6-9.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset Addressing mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

6.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 24.2 "Extended Instruction Set"**.

FIGURE 6-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING MODE



NOTES:

7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire $\mathsf{V}\mathsf{D}\mathsf{D}$ range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 7.5 "Writing to Flash Program Memory"**. Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 7-1: TABLE READ OPERATION





FIGURE 7-2: TABLE WRITE OPERATION



7.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

7.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 7-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 24.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

| Note: | During normal operation, the WRERR bit |
|-------|--|
| | may read as '1'. This can indicate that a |
| | write operation was prematurely termi- |
| | nated by a Reset, or a write operation was |
| | attempted improperly. |

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

| REGISTER 7-1: | EECON1: | DATA EEF | PROM CO | NTROL RE | GISTER 1 | | | |
|----------------------|--|------------------------------|------------------------------|--|---------------|---------------|--------------|------------|
| | R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 |
| | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD |
| | bit 7 | | | | · · · · · | | | bit 0 |
| bit 7 | EEPGD: FI | lash Prograr | n or Data E | EPROM Mei | mory Select | bit | | |
| | 1 = Access | s Flash prog s data EEPF | ram memor | тy | 2 | | | |
| bit 6 | CFGS: Flag | sh Program/ | Data EEPR | OM or Confi | iguration Sel | lect bit | | |
| | | s Configurat s Flash prog | • | s I EEPROM n | nemory | | | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | |
| bit 4 | 1 = Erase (cleare | | n memory ro etion of eras | it w addressed se operation) | - | R on the ne | ∢t WR comm | nand |
| bit 3 | 1 = A write normal | e operation i | s premature or an improj | PROM Error ely terminate per write atte | d (any Rese | t during selt | f-timed prog | ramming in |
| | Note: | | | rs, the EEPO he error con | | S bits are n | ot cleared. | |
| bit 2 | WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles to Flash program/data EEPROM 0 = Inhibits write cycles to Flash program/data EEPROM | | | | | | | |
| bit 1 | WR: Write | Control bit | | | | | | |
| | (The o The W | peration is s | self-timed ar | e/write cycle nd the bit is o ot cleared) ir complete | cleared by ha | | | |
| bit 0 | RD: Read (| Control bit | | | | | | |
| | only be | | eared) in soft | ad takes one tware. RD bit read | | | | |
| | Legend: | | | | | | | |
| | R = Reada | ble bit | W = M | /ritable bit | | | | |
| | | | | not cleared | U = Unim | plemented | bit, read as | ʻ0' |
| | | | | | | | | |

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When the timed write to program memory begins (via the WR bit), the 19 MSbs of the TBLPTR (TBLPTR<21:3>) determine which program memory block of 8 bytes is written to. The Table Pointer register's three LSBs (TBLPTR<2:0>) are ignored. For more detail, see Section 7.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

| TABLE 7-1: | TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS |
|------------|--|
| | |

| Example | Operation on Table Pointer |
|--------------------|---|
| TBLRD* TBLWT* | TBLPTR is not modified |
| TBLRD*+ TBLWT*+ | TBLPTR is incremented after the read/write |
| TBLRD*- TBLWT*- | TBLPTR is decremented after the read/write |
| TBLRD+* TBLWT+* | TBLPTR is incremented before the read/write |

FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

| | MOVLW MOVWF MOVLW MOVWF | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH | | Load TBLPTR with the base address of the word |
|-----------|----------------------------------|---|---|--|
| | MOVLW | CODE ADDR LOW | | |
| | MOVWF | TBLPTRL | | |
| READ_WORD | | | | |
| | TBLRD*+ | | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVWF | WORD_EVEN | | |
| | TBLRD*+ | | ; | read into TABLAT and increment |
| | MOVF | TABLAT, W | ; | get data |
| | MOVWF | WORD_ODD | | |

7.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

| | MOVLW MOVWF MOVWF MOVLW MOVLW | CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL | ; load TBLPTR with the base ; address of the memory block |
|----------------------|---|---|---|
| ERASE_ROW | MOVWP | IDLFIKL | |
| | BSF BCF BSF BSF BCF | EECON1, EEPGD EECON1, CFGS EECON1, WREN EECON1, FREE INTCON, GIE | <pre>; point to Flash program memory ; access Flash program memory ; enable write to memory ; enable Row Erase operation ; disable interrupts</pre> |
| Required Sequence | MOVLW MOVWF MOVLW MOVWF BSF | 55h EECON2 0AAh EECON2 EECON2 EECON1, WR | <pre>; write 55h ; write 0AAh ; start erase (CPU stall)</pre> |
| | BSF | INTCON, GIE | ; re-enable interrupts |

EXAMPLE 7-2: ERASING A FLASH PROGRAM MEMORY ROW

7.5 Writing to Flash Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 8 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the modification does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 8 holding registers before executing a write operation.





7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 8 bytes into the holding registers.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.
- 8. Disable interrupts.

- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Repeat from step 5 seven more times.
- 14. Re-enable interrupts.
- 15. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 7-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 8 bytes in the holding register.

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

| | MOVLW | D'64' | ; | number of bytes in erase block |
|---------------|----------------|---------------------|---|--|
| | MOVWF | COUNTER | | |
| | MOVLW | BUFFER ADDR HIGH | ; | point to buffer |
| | MOVWF | FSROH | | |
| | MOVLW | BUFFER ADDR LOW | | |
| | MOVWF | FSROL | | |
| | MOVLW | CODE ADDR UPPER | ; | Load TBLPTR with the base |
| | MOVWF | TBLPTRU — | | address of the memory block |
| | MOVLW | CODE ADDR HIGH | | 1 |
| | MOVWF | TBLPTRH | | |
| | MOVLW | CODE ADDR LOW | ; | 6 LSB = 0 |
| | MOVWF | TBLPTRL | , | |
| READ BLOCK | | | | |
| | TBLRD*+ | - | ; | read into TABLAT, and inc |
| | MOVF | TABLAT, W | | get data |
| | | POSTINCO | | store data and increment FSR0 |
| | | COUNTER | - | done? |
| | BRA | READ BLOCK | | repeat |
| MODIFY WORD | Didi | 111112_220011 | , | 200000 |
| 110D111_0010D | MOVLW | DATA ADDR HIGH | | point to buffer |
| | MOVWF | FSROH | , | read of warrer |
| | MOVWF | DATA ADDR LOW | | |
| | MOVLW MOVWF | FSROL | | |
| | | | | undate buffer word and increment ECDO |
| | MOVLW | NEW_DATA_LOW | ; | update buffer word and increment FSR0 |
| | MOVWF | POSTINCO | | undate buffer word |
| | MOVLW | NEW_DATA_HIGH | ; | update buffer word |
| | MOVWF | INDF0 | | |
| ERASE_BLOCK | | | | |
| | MOVLW | | | load TBLPTR with the base |
| | MOVWF | TBLPTRU | ; | address of the memory block |
| | MOVLW | CODE_ADDR_HIGH | | |
| | MOVWF | TBLPTRH | | |
| | MOVLW | CODE_ADDR_LOW | ; | 6 LSB = 0 |
| | MOVWF | TBLPTRL | | |
| | BCF | EECON1, CFGS | | point to PROG/EEPROM memory |
| | BSF | EECON1, EEPGD | ; | point to Flash program memory |
| | BSF | EECON1, WREN | ; | enable write to memory |
| | BSF | EECON1, FREE | ; | enable Row Erase operation |
| | BCF | INTCON, GIE | ; | disable interrupts |
| | MOVLW | 55h | ; | Required sequence |
| | MOVWF | EECON2 | ; | write 55h |
| | MOVLW | 0AAh | | |
| | MOVWF | EECON2 | ; | write AAh |
| | BSF | EECON1, WR | ; | start erase (CPU stall) |
| | NOP | | | |
| | BSF | INTCON, GIE | ; | re-enable interrupts |
| WRITE_BUFFER_ | BACK | | | |
| | MOVLW | 8 | ; | number of write buffer groups of 8 bytes |
| | MOVWF | COUNTER HI | | |
| | MOVLW | BUFFER ADDR HIGH | ; | point to buffer |
| | MOVWF | FSR0H | • | - |
| | MOVLW | BUFFER ADDR LOW | | |
| | MOVWF | FSROL | | |
| PROGRAM LOOP | | - | | |
| | MOVLW | 8 | : | number of bytes in holding register |
| | MOVWF | COUNTER | , | i i i i i i i i i i i i i i i i i i i |
| WRITE WORD TO | | | | |
| | MOVF | POSTINCO, W | | get low byte of buffer data and increment FSR0 |
| | MOVF MOVWF | TABLAT | | present data to table latch |
| | TBLWT+* | | | short write |
| | т п n n т т | | | to internal TBLWT holding register, increment |
| | | | | TBLPTR |
| | DFCFC7 | COUNTER | | loop until buffers are full |
| | | | ; | TOOP WHETT DUTLETS ALE TUIT |
| | GOTO | WRITE_WORD_TO_HREGS | | |
| | | | | |

EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

| PROGRAM_MEMORY | | |
|----------------|--------------|-----------------------------|
| BCF | INTCON, GIE | ; disable interrupts |
| MOVLW | 55h | ; required sequence |
| MOVWF | EECON2 | ; write 55h |
| MOVLW | 0AAh | |
| MOVWF | EECON2 | ; write AAh |
| BSF | EECON1, WR | ; start program (CPU stall) |
| NOP | | |
| BSF | INTCON, GIE | ; re-enable interrupts |
| DECFSZ | COUNTER_HI | ; loop until done |
| GOTO | PROGRAM_LOOP | |
| BCF | EECON1, WREN | ; disable write to memory |
| | | |

7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

7.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 24.0 "Special Features of the CPU" for more detail.

7.6 Flash Program Operation During Code Protection

See Section 24.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---|-------------|-----------|---------------|---------------|--------------|---------------|------------|----------------------------|
| TBLPTRU | _ | | bit 21 | Program Me | emory Table F | Pointer Uppe | r Byte (TBLP | TR<20:16>) | 55 |
| TBPLTRH | Program Me | emory Table | Pointer H | ligh Byte (TE | BLPTR<15:8 | >) | | | 55 |
| TBLPTRL | Program Me | emory Table | Pointer L | ow Byte (TB. | LPTR<7:0> |) | | | 55 |
| TABLAT | Program Memory Table Latch | | | | | | 55 | | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| EECON2 | EEPROM Control Register 2 (not a physical register) | | | | | | 57 | | |
| EECON1 | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | 57 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| PIR2 | OSCFIF | CMIF | | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |

 TABLE 7-2:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Four SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADR register holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. It will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 27-1 in **Section 27.0 "Electrical Characteristics"**) for exact limits.

8.1 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

| Note: | During normal operation, the WRERR bit |
|-------|--|
| | is read as '1'. This can indicate that a write |
| | operation was prematurely terminated by |
| | a Reset, or a write operation was |
| | attempted improperly. |

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

| Note: | The EEIF interrupt flag bit (PIR2<4>) is set | | | | | | |
|-------|--|--|--|--|--|--|--|
| | when the write is complete. It must be | | | | | | |
| | cleared in software. | | | | | | |

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 7.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

| REGISTER 8-1: | EECON1: | DATA EEF | | | GISTER 1 | | | |
|----------------------|--|--|-----------------|-------------|--------------------|--------------|-------------|--------------|
| | R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 |
| | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD |
| | bit 7 | | | | | | | bit 0 |
| | | | | | . | | | |
| bit 7 | | ash Prograr Flash progi | | | mory Select | bit | | |
| | | data EEPR | | | | | | |
| bit 6 | CFGS: Flas | sh Program/ | Data EEPR | OM or Conf | iguration Sel | lect bit | | |
| | | Configurati Flash prog | | | nemory | | | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | |
| bit 4 | | sh Row Eras | | | | | | |
| | by con | 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only | | | | | | |
| bit 3 | WRERR: Flash Program/Data EEPROM Error Flag bit | | | | | | | |
| | 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt) 0 = The write operation completed | | | | | | | |
| | Note: | | | s, the EEPC | GD and CFG dition. | S bits are n | ot cleared. | |
| bit 2 | WREN: Fla | ish Program | /Data EEPF | ROM Write E | nable bit | | | |
| | 1 = Allows write cycles to Flash program/data EEPROM | | | | | | | |
| bit 1 | 0 = Inhibits write cycles to Flash program/data EEPROM | | | | | | | |
| DILI | WR: Write Control bit | | | | | | | |
| | 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete | | | | | | | |
| bit 0 | RD: Read | Control bit | | | | | | |
| | 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0 = Does not initiate an EEPROM read | | | | | | | not cleared) |
| | | | | | | | | |
| | Legend: | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

8.2 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 8-1.

8.3 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

8.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 8-1: DATA EEPROM READ

| MOVLW | DATA_EE_ADDR | ; |
|-------|---------------|-------------------------------|
| MOVWF | EEADR | ; Data Memory Address to read |
| BCF | EECON1, EEPGD | ; Point to DATA memory |
| BCF | EECON1, CFGS | ; Access EEPROM |
| BSF | EECON1, RD | ; EEPROM Read |
| MOVF | EEDATA, W | ; W = EEDATA |

EXAMPLE 8-2: DATA EEPROM WRITE

| | MOVLW | DATA_EE_ADDR | ; |
|----------|-------|---------------|---|
| | MOVWF | EEADR | ; Data Memory Address to write |
| | MOVLW | DATA_EE_DATA | ; |
| | MOVWF | EEDATA | ; Data Memory Value to write |
| | BCF | EECON1, EEPGD | ; Point to DATA memory |
| | BCF | EECON1, CFGS | ; Access EEPROM |
| | BSF | EECON1, WREN | ; Enable writes |
| | | | |
| | BCF | INTCON, GIE | ; Disable Interrupts |
| | MOVLW | 55h | ; |
| Required | MOVWF | EECON2 | ; Write 55h |
| Sequence | MOVLW | 0AAh | ; |
| | MOVWF | EECON2 | ; Write OAAh |
| | BSF | EECON1, WR | ; Set WR bit to begin write |
| | BTFSC | EECON1, WR | ; Wait for write to complete |
| | GOTO | \$-2 | |
| | BSF | INTCON, GIE | ; Enable Interrupts |
| | | | |
| | | | ; User code execution |
| | BCF | EECON1, WREN | ; Disable writes on write complete (EEIF set) |
| | | | |

8.5 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 24.0 "Special Features of the CPU" for additional information.

8.6 Protection Against Spurious Write

To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during Brown-out Reset, power glitch or software malfunction.

8.7 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing data. Such data is typically updated at least one time within the number of writes defined by specification, D124. If any location storing data is not written at least this often, the data EEPROM array must be refreshed. For this reason, values that change infrequently, or not at all, should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification, D124.

| EXAMPLE 8-3: | DATA EEPROM REFRESH ROUTINE |
|--------------|-----------------------------|
|--------------|-----------------------------|

| | | DATA EEL KG | |
|------|--------|---------------|------------------------------|
| | CLRF | EEADR | ; Start at address 0 |
| | BCF | EECON1, CFGS | ; Set for memory |
| | BCF | EECON1, EEPGD | ; Set for Data EEPROM |
| | BCF | INTCON, GIE | ; Disable interrupts |
| | BSF | EECON1, WREN | ; Enable writes |
| LOOP | | | ; Loop to refresh array |
| | BSF | EECON1, RD | ; Read current address |
| | MOVLW | 55h | ; |
| | MOVWF | EECON2 | ; Write 55h |
| | MOVLW | 0AAh | ; |
| | MOVWF | EECON2 | ; Write OAAh |
| | BSF | EECON1, WR | ; Set WR bit to begin write |
| | BTFSC | EECON1, WR | ; Wait for write to complete |
| | BRA | \$-2 | |
| | INCFSZ | EEADR, F | ; Increment address |
| | BRA | LOOP | ; Not zero, do it again |
| | BCF | EECON1, WREN | ; Disable writes |
| | BSF | INTCON, GIE | ; Enable interrupts |
| 1 | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|---|---------------|--------|--------|-------|--------|---------------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| EEADR | EEPROM Address Register | | | | | | | 57 | |
| EEDATA | EEPROM [| Data Register | | | | | | | 57 |
| EECON2 | EEPROM Control Register 2 (not a physical register) | | | | | | 57 | | |
| EECON1 | EEPGD | CFGS | — | FREE | WRERR | WREN | WR | RD | 57 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | — | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

| MOVF | ARG1, W | ; |
|-------|---------|------------------|
| MULWF | ARG2 | ; ARG1 * ARG2 -> |
| | | ; PRODH:PRODL |
| | | |

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY

| | | | 111 | JOINE |
|------|---------|-----|-----|----------------|
| MOVF | ARG1, | W | | |
| MULW | F ARG2 | | ; | ARG1 * ARG2 -> |
| | | | ; | PRODH:PRODL |
| BTFS | C ARG2, | SB | ; | Test Sign Bit |
| SUBW | F PRODH | , F | ; | PRODH = PRODH |
| | | | ; | - ARG1 |
| MOVF | ARG2, | W | | |
| BTFS | C ARG1, | SB | ; | Test Sign Bit |
| SUBW | F PRODH | , F | ; | PRODH = PRODH |
| | | | ; | - ARG2 |
| | | | | |

| Routine | | Program | Cycles | | Time | | |
|------------------|---------------------------|-------------------|--------|----------|----------|---------|--|
| | Multiply Method | Memory (Words) | (Max) | @ 40 MHz | @ 10 MHz | @ 4 MHz | |
| | Without hardware multiply | 13 | 69 | 6.9 μs | 27.6 μs | 69 μs | |
| 8 x 8 unsigned | Hardware multiply | 1 | 1 | 100 ns | 400 ns | 1 μs | |
| 8 x 8 signed | Without hardware multiply | 33 | 91 | 9.1 μs | 36.4 μs | 91 μs | |
| | Hardware multiply | 6 | 6 | 600 ns | 2.4 μs | 6 μs | |
| 16 x 16 uppigned | Without hardware multiply | 21 | 242 | 24.2 μs | 96.8 μs | 242 μs | |
| 16 x 16 unsigned | Hardware multiply | 28 | 28 | 2.8 μs | 11.2 μs | 28 μs | |
| 10 10 10 1 | Without hardware multiply | 52 | 254 | 25.4 μs | 102.6 μs | 254 μs | |
| 16 x 16 signed | Hardware multiply | 35 | 40 | 4.0 μs | 16.0 μs | 40 μs | |

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

| RES3:RES0 | | ARG1H:ARG1L • ARG2H:ARG2L |
|-----------|---|--|
| | = | $(ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| | | $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| | | $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| | | $(ARG1L \bullet ARG2L)$ |

EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

| | MOVF | ARG1L, W | |
|---|--------|-------------|-------------------|
| | MULWF | ARG2L | ; ARG1L * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES1 | ; |
| | MOVFF | PRODL, RESO | ; |
| ; | | | |
| | MOVF | ARG1H, W | |
| | MULWF | ARG2H | ; ARG1H * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVFF | PRODH, RES3 | ; |
| | MOVFF | PRODL, RES2 | ; |
| ; | | | |
| | MOVF | ARG1L, W | |
| | MULWF | ARG2H | ; ARG1L * ARG2H-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | ADDWF | RES1, F | |
| | MOVF | PRODH, W | ; products |
| | ADDWFC | RES2, F | ; |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | ; |
| ; | | | |
| | MOVF | ARG1H, W | ; |
| | MULWF | ARG2L | ; ARG1H * ARG2L-> |
| | | | ; PRODH:PRODL |
| | MOVF | PRODL, W | ; |
| | ADDWF | RES1, F | ; Add cross |
| | | PRODH, W | ; products |
| | ADDWFC | RES2, F | ; |
| | CLRF | WREG | ; |
| | ADDWFC | RES3, F | ; |
| | | | |

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

| RES3:RES0 = ARG1H:ARG1L • ARG2H:ARG2L |
|---|
| $= (ARG1H \bullet ARG2H \bullet 2^{16}) +$ |
| $(ARG1H \bullet ARG2L \bullet 2^8) +$ |
| $(ARG1L \bullet ARG2H \bullet 2^8) +$ |
| $(ARG1L \bullet ARG2L) +$ |
| $(-1 \bullet ARG2H < 7 > \bullet ARG1H:ARG1L \bullet 2^{16}) +$ |
| $(-1 \bullet ARG1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16})$ |

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

| | | | •• | |
|-----|--------|-------------|----|------------------|
| | MOVF | ARG1L, W | | |
| | MULWF | ARG2L | ; | ARG1L * ARG2L -> |
| | | | ; | PRODH:PRODL |
| | NOVEE | DDODU DDO1 | | TRODIT. TRODE |
| | MOVFF | PRODH, RES1 | ; | |
| | MOVFF | PRODL, RESO | ; | |
| ; | | | | |
| | MOVF | ARG1H, W | | |
| | MULWF | ARG2H | ; | ARG1H * ARG2H -> |
| | | | | PRODH: PRODL |
| | MOVEE | | | TRODIT: TRODE |
| | MOVFF | PRODH, RES3 | ; | |
| | MOVFF | PRODL, RES2 | ; | |
| ; | | | | |
| | MOVF | ARG1L, W | | |
| | MULWF | ARG2H | ; | ARG1L * ARG2H -> |
| | | | ; | PRODH:PRODL |
| | MOVF | PRODL, W | ; | |
| | | | | |
| | ADDWF | RES1, F | | Add cross |
| | MOVF | PRODH, W | ; | products |
| | ADDWFC | RES2, F | ; | |
| | CLRF | WREG | ; | |
| | ADDWFC | RES3, F | ; | |
| ; | | , | | |
| ' | MOVF | ARG1H, W | | |
| | | | ; | |
| | MULWF | ARG2L | ; | ARG1H * ARG2L -> |
| | | | ; | PRODH:PRODL |
| | MOVF | PRODL, W | ; | |
| | ADDWF | RES1, F | ; | Add cross |
| | MOVF | PRODH, W | | products |
| | ADDWFC | RES2, F | ; | 1 |
| | CLRF | WREG | | |
| | | | ; | |
| | ADDWFC | RES3, F | ; | |
| ; | | | | |
| | BTFSS | ARG2H, 7 | ; | ARG2H:ARG2L neg? |
| | BRA | SIGN ARG1 | ; | no, check ARG1 |
| | MOVF | ARG1L, W | ; | |
| | SUBWF | RES2 | ; | |
| | MOVF | ARG1H, W | | |
| | | | ; | |
| | SUBWFB | RES3 | | |
| ; | | | | |
| SIG | N_ARG1 | | | |
| | BTFSS | ARG1H, 7 | ; | ARG1H:ARG1L neg? |
| | BRA | CONT CODE | ; | no, done |
| | MOVF | ARG2L, W | ; | |
| | SUBWF | RES2 | ; | |
| | | | | |
| | MOVF | ARG2H, W | ; | |
| | SUBWFB | RES3 | | |
| ; | | | | |
| CON | T_CODE | | | |
| | : | | | |
| | | | | |

10.0 INTERRUPTS

The PIC18F2221/2321/4221/4321 family devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the lowpriority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.


When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a lowpriority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.





10.1 **INTCON Registers**

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 1

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------------|------------------------------------|------------------------------|----------------|--------------|--------------|-----------|
| GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF |
| bit 7 | | | | | | |
| | | | | | | |
| | Blobal Interrup | ot Enable bit | | | | |
| When IPEN | | intervente | | | | |
| | all unmasked all interrupts | interrupts | | | | |
| When IPEN | - | | | | | |
| | all high-priori | ty interrupts | | | | |
| 0 = Disables | all interrupts | | | | | |
| PEIE/GIEL: | Peripheral Int | errupt Enab | le bit | | | |
| When IPEN | | n enin h e r = l | at a way water | | | |
| | all unmasked all peripheral | | interrupts | | | |
| When IPEN | | interrupte | | | | |
| 1 = Enables | all low-priority | / peripheral | interrupts | | | |
| 0 = Disables | all low-priorit | y peripheral | interrupts | | | |
| | R0 Overflow | • | | | | |
| | the TMR0 ov | | | | | |
| | the TMR0 ov | | • | | | |
| |) External Inte | • | | | | |
| | the INT0 exte the INT0 exte | | | | | |
| | ort Change In | | | | | |
| | the RB port c | | | | | |
| 0 = Disables | the RB port of | change inter | rupt | | | |
| TMR0IF: TM | R0 Overflow | Interrupt Fla | ag bit | | | |
| | gister has over | | ust be clear | ed in softw | are) | |
| | gister did not | | | | | |
| |) External Inte | | | | <i>.</i> | |
| |) external inte) external inte | | | e cleared ir | i software) | |
| RBIF: RB Po | ort Change Int | terrupt Flag | bit | | | |
| | one of the RB | <7:4> pins o pins have cl | | | e cleared in | software) |

| Legend: | | | | |
|-------------------|---|----------------------|--------------------|--|
| R = Readable bit | bit W = Writable bit U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| REGISTER 10-2: | INTCON2 | : INTERRU | | | TER 2 | | | | | |
|----------------|--|--|-----------------|--------------|--------------|-------------|----------------|--------|--|--|
| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | R/W-1 | U-0 | R/W-1 | | |
| | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | _ | TMR0IP | _ | RBIP | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7 | RBPU: PORTB Pull-up Enable bit 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values INTEDG0: External Interrupt 0 Edge Select bit | | | | | | | | | |
| bit 6 | 1 = Interru | External Inter pt on rising e pt on falling | edge | e Select bit | | | | | | |
| bit 5 | INTEDG1: External Interrupt 1 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge | | | | | | | | | |
| bit 4 | 1 = Interru | External Internation Internation Internation International International International Internation Internation Internation Internation International Internation International Internation International Internation International | edge | e Select bit | | | | | | |
| bit 3 | Unimplem | ented: Read | d as '0' | | | | | | | |
| bit 2 | TMR0IP: T | MR0 Overflo | ow Interrupt I | Priority bit | | | | | | |
| | 1 = High p 0 = Low p | • | | | | | | | | |
| bit 1 | Unimplem | ented: Read | as '0' | | | | | | | |
| bit 0 | RBIP: RB Port Change Interrupt Priority bit 1 = High priority 0 = Low priority | | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unim | plemented b | oit, read as ' | 0' | | |
| | -n = Value | at POR | '1' = Bi | t is set | '0' = Bit is | cleared | x = Bit is u | nknown | | |

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state Note: of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

| INTCON3: | INTERRU | PICONII | ROL REGI | SIER 3 | | | | | | |
|--------------------------|---|-----------------|-------------|--------------|--------------|--------|--------|--|--|--|
| R/W-1 | R/W-1 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
| INT2IP | INT1IP | — | INT2IE | INT1IE | — | INT2IF | INT1IF | | | |
| bit 7 | | | | | | | bit 0 | | | |
| INT2IP: IN | T2 External | nterrupt Pri | ority bit | | | | | | | |
| 1 = High p 0 = Low pr | • | | | | | | | | | |
| INT1IP: IN | T1 External | nterrupt Pri | ority bit | | | | | | | |
| | 1 = High priority 0 = Low priority | | | | | | | | | |
| Unimplem | ented: Read | l as '0' | | | | | | | | |
| INT2IE: IN | T2 External | nterrupt En | able bit | | | | | | | |
| | es the INT2 e | | • | | | | | | | |
| | es the INT2 | | • | | | | | | | |
| | T1 External | • | | | | | | | | |
| | es the INT1 e es the INT1 | | • | | | | | | | |
| Unimplem | ented: Read | l as '0' | | | | | | | | |
| INT2IF: IN | T2 External I | nterrupt Fla | ıg bit | | | | | | | |
| | IT2 external | • | • | t be cleared | in software) |) | | | | |
| 0 = The IN | IT2 external | interrupt dic | d not occur | | | | | | | |
| | T1 External I | • | • | | | | | | | |
| | IT1 external | | · · | t be cleared | in software) |) | | | | |
| 0 = 1 ne IN | IT1 external | interrupt aic | not occur | | | | | | | |

REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

| Legend: | | | |
|-------------------|-----------------------------------|----------------------|--------------------|
| R = Readable bit | R = Readable bit W = Writable bit | | l bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------------------|-------|------|------|-------|--------|--------|--------|
| PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

| | bit / | DILU |
|-------|---|------|
| bit 7 | PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit⁽¹⁾ 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred | |
| | Note 1: This bit is unimplemented on 28-pin devices and will read as '0'. | |
| bit 6 | ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete | |
| bit 5 | RCIF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The EUSART receive buffer is empty | |
| bit 4 | TXIF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full | |
| bit 3 | SSPIF: Master Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive | |
| bit 2 | CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode. | |
| bit 1 | TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred | |
| bit 0 | TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow | |
| | Legend: | |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| R/V | | R/W-0 | U-0 | R/W-0 | EST (FLAG R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|---|------------------|--------------------------------|------------------------|---------------|------------------------------|-------------|---------------|-------------|--|
| 050 | | CMIF | <u> </u> | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | |
| bit 7 | | | | | DOLI | | | bit 0 | |
| | | scillator Fail | • | • | | | | | |
| | | oscillator fa clock opera | | nput has cha | anged to INT | OSC (must | be cleared i | n software) | |
| | | parator Inte | | | | | | | |
| | | rator input h rator input h | | | leared in sof | tware) | | | |
| Unim | pleme | ented: Read | l as '0' | | | | | | |
| EEIF: | Data | EEPROM/F | lash Write (| Operation In | terrupt Flag | bit | | | |
| | | | | | leared in so not been sta | | | | |
| BCLI | F: Bus | Collision In | iterrupt Flag | bit | | | | | |
| | | collision occ | | be cleared i | n software) | | | | |
| HLVC | IF: Hi | gh/Low-Volt | age Detect | Interrupt Fla | g bit | | | | |
| | | low-voltage CON<7>) | condition of | ccurred; dire | ction determ | nined by VD | IRMAG bit | | |
| | • | • | | as not occur | red | | | | |
| | | MR3 Overflo | • | • | | | | | |
| | | register over register did | | | d in software | e) | | | |
| CCP2 | 2 IF : C0 | CP2 Interrup | ot Flag bit | | | | | | |
| <u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred | | | | | | | | | |
| <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred | | | | | | | | | |
| <u>PWM</u> | mode | • | · | | | | | | |
| Lege | | ble bit | $\Delta A = \Delta A $ | itable bit | | plemented I | pit read as " | ` | |

'1' = Bit is set

'0' = Bit is cleared

REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

-n = Value at POR

x = Bit is unknown

10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------------------------|-------------------------------|--------------------------------|----------------|---------------|----------------|----------------|--------|
| | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| | bit 7 | | | • | • | | | bit 0 |
| | | | | | | (4) | | |
| bit 7 | | | Port Read/W | - | ot Enable bit | | | |
| | | | ead/write int read/write in | | | | | |
| | Note 1: | This bit is u | unimplement | ed on 28-pi | n devices ar | nd will read a | as '0'. | |
| bit 6 | ADIE: A/D | Converter I | nterrupt Ena | ble bit | | | | |
| | 1 = Enable 0 = Disable | s the A/D in is the A/D ir | | | | | | |
| bit 5 | RCIE: EUS | ART Recei | ve Interrupt | Enable bit | | | | |
| | | | RT receive i ART receive | | | | | |
| bit 4 | TXIE: EUS | ART Transr | nit Interrupt | Enable bit | | | | |
| | | | RT transmit | | | | | |
| | | | ART transmit | | | | | |
| bit 3 | | | onous Seria | I Port Interru | ipt Enable b | bit | | |
| | 1 = Enable 0 = Disable | s the MSSP s the MSSP | | | | | | |
| bit 2 | CCP1IE: C | CP1 Interru | pt Enable bi | t | | | | |
| | 1 = Enable 0 = Disable | | | | | | | |
| bit 1 | TMR2IE: T | MR2 to PR2 | 2 Match Inte | rrupt Enable | e bit | | | |
| | | | to PR2 mat | • | | | | |
| | | | 2 to PR2 ma | • | | | | |
| bit 0 | | | ow Interrupt | | | | | |
| | | | overflow int I overflow in | | | | | |
| | | | | | | | | |
| | Legend: | | | | | | | |
| | R = Readal | ble bit | W = Wr | itable bit | U = Unim | plemented b | oit. read as ' | 0' |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
|-------------------|------------------|------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------------------------|---------------|-----------------|--------------|--------------|-------------|----------------|--------|
| | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | OSCFIE: C | scillator Fa | il Interrupt E | nable bit | | | | |
| | 1 = Enable 0 = Disable | | | | | | | |
| bit 6 | CMIE: Com | nparator Inte | errupt Enable | e bit | | | | |
| | 1 = Enable 0 = Disable | | | | | | | |
| bit 5 | Unimplem | ented: Rea | d as '0' | | | | | |
| bit 4 | EEIE: Data | EEPROM/ | Flash Write | Operation Ir | terrupt Enal | ble bit | | |
| | 1 = Enable | | | | | | | |
| | 0 = Disable | ed | | | | | | |
| bit 3 | | | nterrupt Ena | ble bit | | | | |
| | 1 = Enable 0 = Disable | | | | | | | |
| bit 2 | HLVDIE: H | igh/Low-Vo | ltage Detect | Interrupt Er | able bit | | | |
| | 1 = Enable | ed | | | | | | |
| | 0 = Disable | ed | | | | | | |
| bit 1 | | | ow Interrupt | Enable bit | | | | |
| | 1 = Enable | | | | | | | |
| 1:1.0 | 0 = Disable | | | | | | | |
| bit 0 | | | pt Enable bi | t | | | | |
| | 1 = Enable 0 = Disable | | | | | | | |
| | 0 Bload | ou - | | | | | | |
| | Legend: | | | | | | | |
| | R = Readal | ble bit | W = Wr | itable bit | U = Unim | plemented b | oit, read as ' |)' |
| | 1 | | | | | | | |

'1' = Bit is set

'0' = Bit is cleared

REGISTER 10-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

-n = Value at POR

x = Bit is unknown

10.4 IPR Registers

bit

bit

bit

bit

bit

bit

bit

bit

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 10-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|--|--|---------------|-----------------|----------------|------------------|----------------|--------|--|--|--|
| PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | | | |
| bit 7 | | | | | | | bit (| | | |
| PSPIP: Pa | rallel Slave | Port Read/V | Vrite Interrup | ot Priority bi | _t (1) | | | | | |
| 1 = High p $0 = Low p$ | • | | | | | | | | | |
| Note 1: | This bit is u | unimplemen | ted on 28-pi | n devices a | nd will read a | as '0'. | | | | |
| ADIP: A/D | Converter I | nterrupt Pric | ority bit | | | | | | | |
| 1 = High p | | | | | | | | | | |
| 0 = Low p | • | | | | | | | | | |
| | | ve Interrupt | Priority bit | | | | | | | |
| 1 = High p 0 = Low p | • | | | | | | | | | |
| | | nit Interrupt | Priority bit | | | | | | | |
| TXIP: EUSART Transmit Interrupt Priority bit 1 = High priority | | | | | | | | | | |
| 0 = Low p | • | | | | | | | | | |
| SSPIP: Ma | SSPIP: Master Synchronous Serial Port Interrupt Priority bit | | | | | | | | | |
| 1 = High p | , | | | | | | | | | |
| 0 = Low p | - | | | | | | | | | |
| | | pt Priority b | it | | | | | | | |
| 1 = High p | • | | | | | | | | | |
| 0 = Low p | - | 2 Match Inte | errupt Priority | / hit | | | | | | |
| 1 = High p | | | muptinonty | | | | | | | |
| 0 = Low p | | | | | | | | | | |
| TMR1IP: T | MR1 Overfl | ow Interrupt | t Priority bit | | | | | | | |
| 1 = High p | riority | | | | | | | | | |
| 0 = Low p | riority | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented I | oit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | R/W-1 | R/W-1 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------------------------|---------------|-----------------|--------------|--------------|-------------|-----------------|--------|
| | OSCFIP | CMIP | _ | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | | | il Interrupt P | riority bit | | | | |
| | 1 = High p 0 = Low pr | | | | | | | |
| bit 6 | CMIP: Com | parator Inte | errupt Priorit | y bit | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 5 | Unimpleme | ented: Rea | d as '0' | | | | | |
| bit 4 | EEIP: Data | EEPROM/ | Flash Write | Operation In | terrupt Prio | rity bit | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 3 | BCLIP: Bus | s Collision I | nterrupt Prio | rity bit | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 2 | HLVDIP: Hi | igh/Low-Vo | tage Detect | Interrupt Pr | iority bit | | | |
| | 1 = High p | | | | | | | |
| | 0 = Low pr | iority | | | | | | |
| bit 1 | | | ow Interrupt | Priority bit | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| bit 0 | CCP2IP: C | CP2 Interru | pt Priority bi | t | | | | |
| | 1 = High p 0 = Low pr | • | | | | | | |
| | Legend: | | | | | | |] |
| | R = Readat | ole bit | W = Wr | itable bit | U = Unim | plemented b | oit, read as '(|)' |
| | | | | | | | | |

'1' = Bit is set

'0' = Bit is cleared

REGISTER 10-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

-n = Value at POR

x = Bit is unknown

10.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in **Section 5.1 "RCON Register**".

REGISTER 10-10: RCON: RESET CONTROL REGISTER

| R/W-0 | R/W-1 ⁽¹⁾ | U-0 | R/W-1 | R-1 | R-1 | R/W-0 ⁽²⁾ | R/W-0 |
|-------|----------------------|-----|-------|-----|-----|----------------------|-------|
| IPEN | SBOREN | _ | RI | TO | PD | POR | BOR |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

- bit 7 IPEN: Interrupt Priority Enable bit
 - 1 = Enable priority levels on interrupts
 - 0 = Disable priority levels on interrupts (PIC16XXX Compatibility mode)
- bit 6 **SBOREN:** Software BOR Enable bit⁽¹⁾ For details of bit operation, see Register 5-1.
- bit 5 Unimplemented: Read as '0'
- bit 4 **RI:** RESET Instruction Flag bit For details of bit operation, see Register 5-1.
- bit 3 **TO:** Watchdog Time-out Flag bit For details of bit operation, see Register 5-1.
- bit 2 **PD:** Power-down Detection Flag bit For details of bit operation, see Register 5-1.
- bit 1 **POR:** Power-on Reset Status bit⁽²⁾ For details of bit operation, see Register 5-1.
- bit 0 **BOR:** Brown-out Reset Status bit For details of bit operation, see Register 5-1.
 - Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.
 - **2:** Actual Reset values are determined by device configuration and the nature of the device Reset. See Register 5-1 for additional information.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | pit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

10.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high-priority interrupt source.

10.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 12.0 "Timer0 Module" for further details on the Timer0 module.

10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

10.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 6.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 10-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

| EXAMPLE 10-1: | SAVING STATUS, WREG AND BSR REGISTERS IN RAM | |
|---------------|--|---|
| | | 1 |

| | | · |
|----------|---------------------|--------------------------------|
| MOVWF | W_TEMP | ; W_TEMP is in virtual bank |
| MOVFF | STATUS, STATUS_TEMP | ; STATUS_TEMP located anywhere |
| MOVFF | BSR, BSR_TEMP | ; BSR_TMEP located anywhere |
| ; | | |
| ; USER : | ISR CODE | |
| ; | | |
| MOVFF | BSR_TEMP, BSR | ; Restore BSR |
| MOVF | W_TEMP, W | ; Restore WREG |
| MOVFF | STATUS_TEMP, STATUS | ; Restore STATUS |
| | | |

NOTES:

11.0 I/O PORTS


Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Data Latch register)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.



11.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins. They are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 24.1 "Configuration Bits**" for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA<3:0> and RA5 as A/D converter inputs is selected by clearing or setting the control bits in the ADCON1 register (A/D Control Register 1).

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RA<3:0> as digital inputs, it is also necessary to turn off the comparators.

| Note: | On a Power-on Reset, RA5 and RA<3:0> |
|-------|---|
| | are configured as analog inputs and read |
| | as '0'. RA4 is configured as a digital input. |

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 11-1: INITIALIZING PORTA

| CLRF | PORTA | ; | Initialize PORTA by |
|-------|--------|---|---------------------------|
| | | ; | clearing output |
| | | ; | data latches |
| CLRF | LATA | ; | Alternate method |
| | | ; | to clear output |
| | | ; | data latches |
| MOVLW | OFh | ; | Configure all A/D |
| MOVWF | ADCON1 | ; | for digital inputs |
| MOVWF | 07h | ; | Configure comparators |
| MOVWF | CMCON | ; | for digital input |
| MOVLW | OCFh | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISA | ; | Set RA<7:6,3:0> as inputs |
| | | ; | RA<5:4> as outputs |
| 1 | | | |

| Pin | Function | TRIS Setting | I/O | I/O Type | Description | |
|-------------------------|----------|-----------------|-----|-------------|--|--|
| RA0/AN0 | RA0 | 0 | 0 | DIG | LATA<0> data output; not affected by analog input. | |
| | | 1 | I | TTL | PORTA<0> data input; disabled when analog input enabled. | |
| | AN0 | 1 | Ι | ANA | A/D Input Channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output. | |
| RA1/AN1 | RA1 | 0 | 0 | DIG | LATA<1> data output; not affected by analog input. | |
| | | 1 | | TTL | PORTA<1> data input; disabled when analog input enabled. | |
| | AN1 | 1 | - | ANA | A/D Input Channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output. | |
| RA2/AN2/ Vref-/CVref | RA2 | 0 | 0 | DIG | LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled. | |
| | | 1 | Ι | TTL | PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled. | |
| | AN2 | 1 | Ι | ANA | A/D Input Channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. | |
| | VREF- | 1 | Ι | ANA | A/D and comparator voltage reference low input. | |
| | CVREF | х | 0 | ANA | Comparator voltage reference output. Enabling this feature disables digital I/O. | |
| RA3/AN3/VREF+ | RA3 | 0 | 0 | DIG | LATA<3> data output; not affected by analog input. | |
| | | 1 | Ι | TTL | PORTA<3> data input; disabled when analog input enabled. | |
| | AN3 | 1 | Ι | ANA | A/D Input Channel 3 and Comparator C1+ input. Default input configuration on POR. | |
| | VREF+ | 1 | Ι | ANA | A/D and comparator voltage reference high input. | |
| RA4/T0CKI/C1OUT | RA4 | 0 | 0 | DIG | LATA<4> data output. | |
| | | 1 | | ST | PORTA<4> data input; default configuration on POR. | |
| | TOCKI | 1 | - | ST | Timer0 clock input. | |
| | C10UT | 0 | 0 | DIG | Comparator 1 output; takes priority over port data. | |
| RA5/AN4/SS/ | RA5 | 0 | 0 | DIG | LATA<5> data output; not affected by analog input. | |
| HLVDIN/C2OUT | | 1 | Ι | TTL | PORTA<5> data input; disabled when analog input enabled. | |
| | AN4 | 1 | Ι | ANA | A/D Input Channel 4. Default configuration on POR. | |
| | SS | 1 | Ι | TTL | Slave Select input for MSSP (MSSP module). | |
| | HLVDIN | 1 | Ι | ANA | High/Low-Voltage Detect external trip point input. | |
| | C2OUT | 0 | 0 | DIG | Comparator 2 output; takes priority over port data. | |
| OSC2/CLKO/RA6 | RA6 | 0 | 0 | DIG | LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only. | |
| | | 1 | Ι | TTL | PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only. | |
| | OSC2 | x | 0 | ANA | Main oscillator feedback output connection (XT, HS and LP modes). | |
| | CLKO | x | 0 | DIG | System cycle clock output (Fosc/4) in RC, INTIO1 and EC Oscillator modes. | |
| OSC1/CLKI/RA7 | RA7 | 0 | 0 | DIG | LATA<7> data output. Disabled in external oscillator modes. | |
| | | 1 | Ι | TTL | PORTA<7> data input. Disabled in external oscillator modes. | |
| | OSC1 | х | Ι | ANA | Main oscillator input connection. | |
| | CLKI | х | Ι | ANA | Main clock input connection. | |

TABLE 11-1: PORTA I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|-----------------------|----------|--------------|----------|-------------|-------------|-------|----------------------------|
| PORTA | RA7 ⁽¹⁾ | RA6 ⁽¹⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 58 |
| LATA | LATA7 ⁽¹⁾ | | | ta Latch Re | | d and Write | to Data Lat | ch) | 58 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | PORTA Da | ta Direction | Register | | | | 58 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 57 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 57 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA<7:6> and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

11.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

| CLRF | PORTB | ; Initialize PORTB by |
|-------|--------|---------------------------|
| | | ; clearing output |
| | | ; data latches |
| CLRF | LATB | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OFh | ; Set RB<4:0> as |
| MOVWF | ADCON1 | ; digital I/O pins |
| | | ; (required if config bit |
| | | ; PBADEN is set) |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISB | ; Set RB<3:0> as inputs |
| | | ; RB<5:4> as outputs |
| | | ; RB<7:6> as inputs |
| | | |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

| Note: | On a Power-on Reset, RB<4:0> are configured as analog inputs by default and read as '0'; RB<7:5> are configured as digital inputs. |
|-------|---|
| | By clearing the Configuration bit, PBADEN, RB<4:0> will alternatively be configured as digital inputs on POR. |

Four of the PORTB pins (RB<7:4>) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB<7:4> pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep mode or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction).
- b) 1 Tcy.
- c) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB and waiting 1 Tcy will end the mismatch condition and allow flag bit, RBIF, to be cleared. Also, if the port pin returns to its original state, the mismatch condition will be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the Configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0).

| Pin | Function | TRIS Setting | I/O | I/O Type | Description |
|----------------|---------------------|-----------------|-----|-------------|--|
| RB0/INT0/FLT0/ | RB0 | 0 | 0 | DIG | LATB<0> data output; not affected by analog input. |
| AN12 | | 1 | Ι | TTL | PORTB<0> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾ |
| | INT0 | 1 | Ι | ST | External Interrupt 0 input. |
| | FLT0 | 1 | Ι | ST | Enhanced PWM Fault input (ECCP1 module); enabled in software. |
| | AN12 | 1 | Ι | ANA | A/D Input Channel 12. ⁽¹⁾ |
| RB1/INT1/AN10 | RB1 | 0 | 0 | DIG | LATB<1> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾ |
| | INT1 | 1 | Ι | ST | External Interrupt 1 input. |
| | AN10 | 1 | Ι | ANA | A/D Input Channel 10. ⁽¹⁾ |
| RB2/INT2/AN8 | RB2 | 0 | 0 | DIG | LATB<2> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾ |
| | INT2 | 1 | Ι | ST | External Interrupt 2 input. |
| | AN8 | 1 | Ι | ANA | A/D Input Channel 8. ⁽¹⁾ |
| RB3/AN9/CCP2 | RB3 | 0 | 0 | DIG | LATB<3> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled. ⁽¹⁾ |
| | AN9 | 1 | Ι | ANA | A/D Input Channel 9. ⁽¹⁾ |
| | CCP2 ⁽²⁾ | 0 | 0 | DIG | CCP2 compare and PWM output. |
| | | 1 | Ι | ST | CCP2 capture input. |
| RB4/KBI0/AN11 | RB4 | 0 | 0 | DIG | LATB<4> data output; not affected by analog input. |
| | | 1 | Ι | TTL | PORTB<4> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input enabled. ⁽¹⁾ |
| | KBI0 | 1 | Ι | TTL | Interrupt-on-change pin. |
| | AN11 | 1 | Ι | ANA | A/D Input Channel 11. ⁽¹⁾ |
| RB5/KBI1/PGM | RB5 | 0 | 0 | DIG | LATB<5> data output. |
| | | 1 | Ι | TTL | PORTB<5> data input; weak pull-up when RBPU bit is cleared. |
| | KBI1 | 1 | Ι | TTL | Interrupt-on-change pin. |
| | PGM | х | Ι | ST | Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled. |
| RB6/KBI2/PGC | RB6 | 0 | 0 | DIG | LATB<6> data output. |
| | | 1 | Ι | TTL | PORTB<6> data input; weak pull-up when RBPU bit is cleared. |
| | KBI2 | 1 | Ι | TTL | Interrupt-on-change pin. |
| | PGC | х | Ι | ST | Serial execution (ICSP™) clock input for ICSP and ICD operation. ⁽³⁾ |
| RB7/KBI3/PGD | RB7 | 0 | 0 | DIG | LATB<7> data output. |
| | | 1 | Ι | TTL | PORTB<7> data input; weak pull-up when RBPU bit is cleared. |
| | KBI3 | 1 | Ι | TTL | Interrupt-on-change pin. |
| | PGD | х | 0 | DIG | Serial execution data output for ICSP and ICD operation. ⁽³⁾ |
| | | х | 1 | ST | Serial execution data input for ICSP and ICD operation. ⁽³⁾ |

TABLE 11-3: PORTB I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Configuration on POR is determined by the PBADEN Configuration bit. Pins are configured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate assignment for CCP2 when the CCP2MX Configuration bit is '0'. Default assignment is RC1.

3: All other pin functions are disabled when ICSP or ICD are enabled.

| TABLE 11-4: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTB |
|-------------|--|
|-------------|--|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|--|---------------|----------|---------|--------|--------|--------|--------|----------------------------|
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | 58 |
| LATB | PORTB Data Latch Register (Read and Write to Data Latch) | | | | | | | | |
| TRISB | PORTB Dat | a Direction R | Register | | | | | | 58 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| INTCON2 | RBPU | INTEDG0 | INTEDG1 | INTEDG2 | _ | TMR0IP | _ | RBIP | 55 |
| INTCON3 | INT2IP | INT1IP | _ | INT2IE | INT1IE | _ | INT2IF | INT1IF | 55 |
| ADCON1 | | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

11.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 11-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by Configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information. Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 11-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by ; clearing output : data latches |
|-------|-------|--|
| | | , |
| CLRF | LATC | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISC | ; Set RC<3:0> as inputs |
| | | ; RC<5:4> as outputs |
| | | ; RC<7:6> as inputs |
| | | * |

| Pin | Function | TRIS Setting | I/O | l/O Type | Description |
|----------------|---------------------|-----------------|-----|----------------------|---|
| RC0/T1OSO/ | RC0 | 0 | 0 | DIG | LATC<0> data output. |
| T13CKI | | 1 | Ι | ST | PORTC<0> data input. |
| | T10SO | х | 0 | ANA | Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | T13CKI | 1 | Ι | ST | Timer1/Timer3 counter input. |
| RC1/T1OSI/CCP2 | RC1 | 0 | 0 | DIG | LATC<1> data output. |
| | | 1 | Ι | ST | PORTC<1> data input. |
| | T10SI | х | I | ANA | Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O. |
| | CCP2 ⁽¹⁾ | 0 | 0 | DIG | CCP2 compare and PWM output; takes priority over port data. |
| | | 1 | Ι | ST | CCP2 capture input. |
| RC2/CCP1/P1A | RC2 | 0 | 0 | DIG | LATC<2> data output. |
| | | 1 | Ι | ST | PORTC<2> data input. |
| | CCP1 | 0 | 0 | DIG | CCP1 compare or PWM output; takes priority over port data. |
| | | 1 | I | ST | CCP1 capture input. |
| | P1A ⁽²⁾ | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. |
| RC3/SCK/SCL | RC3 | 0 | 0 | DIG | LATC<3> data output. |
| - | | 1 | Ι | ST | PORTC<3> data input. |
| | SCK | 0 | 0 | DIG | SPI clock output (MSSP module); takes priority over port data. |
| | | 1 | Ι | ST | SPI clock input (MSSP module). |
| | SCL | 0 | 0 | DIG | I ² C™ clock output (MSSP module); takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C clock input (MSSP module); input type depends on module setting. |
| RC4/SDI/SDA | RC4 | 0 | 0 | DIG | LATC<4> data output. |
| | | 1 | Ι | ST | PORTC<4> data input. |
| | SDI | 1 | Ι | ST | SPI data input (MSSP module). |
| | SDA | 1 | 0 | DIG | I ² C data output (MSSP module); takes priority over port data. |
| | | 1 | Ι | I ² C/SMB | I ² C data input (MSSP module); input type depends on module setting. |
| RC5/SDO | RC5 | 0 | 0 | DIG | LATC<5> data output. |
| | | 1 | Ι | ST | PORTC<5> data input. |
| | SDO | 0 | 0 | DIG | SPI data output (MSSP module); takes priority over port data. |
| RC6/TX/CK | RC6 | 0 | 0 | DIG | LATC<6> data output. |
| | | 1 | Ι | ST | PORTC<6> data input. |
| | TX | 1 | 0 | DIG | Asynchronous serial transmit data output (EUSART module); takes priority over port data. User must configure as output. |
| | СК | 1 | 0 | DIG | Synchronous serial clock output (EUSART module); takes priority over port data. |
| | | 1 | Ι | ST | Synchronous serial clock input (EUSART module). |
| RC7/RX/DT | RC7 | 0 | 0 | DIG | LATC<7> data output. |
| | | 1 | Ι | ST | PORTC<7> data input. |
| | RX | 1 | I | ST | Asynchronous serial receive data input (EUSART module). |
| | DT | 1 | 0 | DIG | Synchronous serial data output (EUSART module); takes priority over port data. |
| | | 1 | Ι | ST | Synchronous serial data input (EUSART module). User must configure as an input. |

TABLE 11-5: PORTC I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when the CCP2MX Configuration bit is set. Alternate assignment is RB3.

2: Enhanced PWM output is available only on PIC18F4221/4321 devices.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|-------|--|-------|-------|-------|-------|-------|-------|-------|----------------------------|
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | 58 |
| LATC | PORTC Data Latch Register (Read and Write to Data Latch) | | | | | | | | |
| TRISC | PORTC Data Direction Register | | | | | | | | |

| TABLE 11-6: | SUMMARY OF REGISTERS ASSOCIATED WITH PORTC |
|-------------|--|
|-------------|--|

11.4 PORTD, TRISD and LATD Registers

| Note: | PORTD | is | only | available | on | 40/44-pin |
|-------|----------|----|------|-----------|----|-----------|
| | devices. | | | | | |

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Note: On a Power-on Reset, these pins are configured as digital inputs. PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 11.6 "Parallel Slave Port"** for additional information on the Parallel Slave Port (PSP).

| Note: | When the Enhanced PWM mode is used | | | | | | |
|-------|---|--|--|--|--|--|--|
| | with either dual or quad outputs, the PSP | | | | | | |
| | functions of PORTD are automatically | | | | | | |
| | disabled. | | | | | | |

EXAMPLE 11-4: INITIALIZING PORTD

| CLRF | PORTD | ; Initialize PORTD by ; clearing output : data latches |
|-------|-------|--|
| CLRF | LATD | ; Alternate method |
| | | ; to clear output |
| | | ; data latches |
| MOVLW | OCFh | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISD | ; Set RD<3:0> as inputs |
| | | ; RD<5:4> as outputs |
| | | ; RD<7:6> as inputs |

| TABLE 11-7: | PORTD I/O SUMMARY | | | | | | | | | |
|--------------|-------------------|-----------------|----------|-------------|---|--|--|--|--|--|
| Pin | Function | TRIS Setting | I/O | I/O Type | Description | | | | | |
| RD0/PSP0 | RD0 | 0 | 0 | DIG | LATD<0> data output. | | | | | |
| | | 1 | - | ST | PORTD<0> data input. | | | | | |
| | PSP0 | х | 0 | DIG | PSP read data output (LATD<0>); takes priority over port data. | | | | | |
| | | x | Ι | TTL | PSP write data input. | | | | | |
| RD1/PSP1 | RD1 | 0 | O DIG LA | | LATD<1> data output. | | | | | |
| | | 1 | Ι | ST | PORTD<1> data input. | | | | | |
| | PSP1 | x | 0 | DIG | PSP read data output (LATD<1>); takes priority over port data. | | | | | |
| | | x | Ι | TTL | PSP write data input. | | | | | |
| RD2/PSP2 | RD2 | 0 | 0 | DIG | LATD<2> data output. | | | | | |
| | | 1 | Ι | ST | PORTD<2> data input. | | | | | |
| | PSP2 | х | 0 | DIG | PSP read data output (LATD<2>); takes priority over port data. | | | | | |
| | | х | Ι | TTL | PSP write data input. | | | | | |
| RD3/PSP3 | RD3 | 0 | 0 | DIG | LATD<3> data output. | | | | | |
| | | 1 | I | ST | PORTD<3> data input. | | | | | |
| | PSP3 | х | 0 | DIG | PSP read data output (LATD<3>); takes priority over port data. | | | | | |
| | | x | Ι | TTL | PSP write data input. | | | | | |
| RD4/PSP4 | RD4 | 0 | 0 | DIG | LATD<4> data output. | | | | | |
| | | 1 | Ι | ST | PORTD<4> data input. | | | | | |
| | PSP4 | х | 0 | DIG | PSP read data output (LATD<4>); takes priority over port data. | | | | | |
| | | х | I | TTL | PSP write data input. | | | | | |
| RD5/PSP5/P1B | RD5 | 0 | 0 | DIG | LATD<5> data output. | | | | | |
| | | 1 | Ι | ST | PORTD<5> data input. | | | | | |
| | PSP5 | х | 0 | DIG | PSP read data output (LATD<5>); takes priority over port data. | | | | | |
| | | х | Ι | TTL | PSP write data input. | | | | | |
| | P1B | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel B; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |
| RD6/PSP6/P1C | RD6 | 0 | 0 | DIG | LATD<6> data output. | | | | | |
| | | 1 | Ι | ST | PORTD<6> data input. | | | | | |
| | PSP6 | х | 0 | DIG | PSP read data output (LATD<6>); takes priority over port data. | | | | | |
| | | x | Ι | TTL | PSP write data input. | | | | | |
| | P1C | 0 | 0 | DIG | ECCP1 Enhanced PWM output, channel C; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |
| RD7/PSP7/P1D | RD7 | 0 | 0 | DIG | LATD<7> data output. | | | | | |
| | | 1 | | ST | PORTD<7> data input. | | | | | |
| | PSP7 | х | 0 | DIG | PSP read data output (LATD<7>); takes priority over port data. | | | | | |
| | | x | Ι | TTL | PSP write data input. | | | | | |
| | P1D | 0 | 0 | DIG | ECCP1 Enhanced PWM output, Channel D; takes priority over port and PSP data. May be configured for tri-state during Enhanced PWM shutdown events. | | | | | |

TABLE 11-7: PORTD I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 11-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|--|-------|-------|---------|--------|--------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 58 |
| LATD | PORTD Data Latch Register (Read and Write to Data Latch) | | | | | | | | |
| TRISD | PORTD Data Direction Register | | | | | | | | 58 |
| TRISE | IBF | OBF | IBOV | PSPMODE | — | TRISE2 | TRISE1 | TRISE0 | 58 |
| CCP1CON | P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

11.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2221/2321/4221/ 4321 family device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as analog inputs, these pins will read as '0'.

The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

| Note: | On | a Power-on | | Reset, | RE<2:0> | are |
|-------|-----|------------|-------------|----------|---------|-----|
| | con | figu | red as anal | og input | 5. | |

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 11-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ($\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

| Note: | On a Power-on Reset, RE3 is enabled as |
|-------|--|
| | a digital input only if Master Clear |
| | functionality is disabled. |

EXAMPLE 11-5: INITIALIZING PORTE

| | - | | |
|-------|--------|---|-------------------------------------|
| CLRF | PORTE | | Initialize PORTE by clearing output |
| | | ; | data latches |
| CLRF | LATE | ; | Alternate method |
| | | ; | to clear output |
| | | ; | data latches |
| MOVLW | OFh | ; | Configure A/D |
| MOVWF | ADCON1 | ; | for digital inputs |
| MOVLW | 03h | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISE | ; | Set RE<0> as inputs |
| | | ; | RE<1> as outputs |
| | | ; | RE<2> as inputs |
| | | | |

11.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

| ER 11-1: | TRISE RE | GISTER (| 40/44-PIN | DEVICES O | NLY) | | | | | | | | |
|----------|---|------------|------------------------------|-----------------------|-----------|-----------|--------|--------|--|--|--|--|--|
| | R-0 | R-0 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | | | | | |
| | IBF | OBF | IBOV | PSPMODE | — | TRISE2 | TRISE1 | TRISE0 | | | | | |
| | bit 7 | | | | | | | bit 0 | | | | | |
| bit 7 | IBF: Input Buffer Full Status bit | | | | | | | | | | | | |
| | 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received | | | | | | | | | | | | |
| bit 6 | OBF: Output Buffer Full Status bit | | | | | | | | | | | | |
| | | | still holds a has been re | previously writ ad | tten word | | | | | | | | |
| bit 5 | IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode) | | | | | | | | | | | | |
| | 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred | | | | | | | | | | | | |
| bit 4 | PSPMODE: Parallel Slave Port Mode Select bit | | | | | | | | | | | | |
| | 1 = Parallel Slave Port mode | | | | | | | | | | | | |
| | | al Purpose | | | | | | | | | | | |
| bit 3 | - | ented: Rea | | | | | | | | | | | |
| bit 2 | TRISE2: RE2 Direction Control bit | | | | | | | | | | | | |
| | 1 = Input 0 = Output | | | | | | | | | | | | |
| bit 1 | TRISE1: RE1 Direction Control bit | | | | | | | | | | | | |
| | 1 = Input | | | | | | | | | | | | |
| | 0 = Output | | | | | | | | | | | | |
| bit 0 | TRISE0: RE0 Direction Control bit | | | | | | | | | | | | |
| | 1 = Input | | | | | | | | | | | | |
| | 0 = Output | | | | | | | | | | | | |
| | Lenendi | | | | | | | | | | | | |
| | Legend: | 11.19 | | Vritabla bit | | nlomontod | - 10 | | | | | | |

REGISTER 11-1

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| Pin | Function | TRIS Setting | I/O | I/O Type | Description | | | | |
|-----------------------------|----------|-----------------|-----|-------------|--|--|--|--|--|
| RE0/RD/AN5 | RE0 | 0 | 0 | DIG | LATE<0> data output; not affected by analog input. | | | | |
| | | 1 | Ι | ST | PORTE<0> data input; disabled when analog input enabled. | | | | |
| | RD | 1 | Ι | TTL | PSP read enable input (PSP enabled). | | | | |
| | AN5 | 1 | Ι | ANA | A/D Input Channel 5; default input configuration on POR. | | | | |
| RE1/WR/AN6 | RE1 | 0 | 0 | DIG | LATE<1> data output; not affected by analog input. | | | | |
| | | 1 | Ι | ST | PORTE<1> data input; disabled when analog input enabled. | | | | |
| | WR | 1 | Ι | TTL | PSP write enable input (PSP enabled). | | | | |
| | AN6 | 1 | Ι | ANA | A/D Input Channel 6; default input configuration on POR. | | | | |
| RE2/CS/AN7 | RE2 | 0 | 0 | DIG | LATE<2> data output; not affected by analog input. | | | | |
| | | 1 | Ι | ST | PORTE<2> data input; disabled when analog input enabled. | | | | |
| | CS | 1 | Ι | TTL | PSP write enable input (PSP enabled). | | | | |
| | AN7 | 1 | Ι | ANA | A/D Input Channel 7; default input configuration on POR. | | | | |
| MCLR/VPP/RE3 ⁽¹⁾ | MCLR | — | I | ST | External Master Clear input; enabled when MCLRE Configuration bit is set. | | | | |
| | Vpp | — | Ι | ANA | High-voltage detection; used for ICSP [™] mode entry detection. Always available, regardless of pin mode. | | | | |
| | RE3 | (2) | Ι | ST | PORTE<3> data input; enabled when MCLRE Configuration bit is clear. | | | | |

TABLE 11-9: PORTE I/O SUMMARY

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin devices.

2: RE3 does not have a corresponding TRIS bit to control data direction.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------------------|-------|-------|-------|---------|----------------------|---|--------|--------|----------------------------|
| PORTE | | _ | _ | | RE3 ^(1,2) | RE2 | RE1 | RE0 | 58 |
| LATE ⁽²⁾ | — | — | — | - | — | PORTE Data Latch Register (Read and Write to Data Latch) | | | 58 |
| TRISE | IBF | OBF | IBOV | PSPMODE | — | TRISE2 | TRISE1 | TRISE0 | 58 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 57 |

TABLE 11-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).

11.6 Parallel Slave Port

| Note: | The Parallel Slave Port is only available on |
|-------|--|
| | 40/44-pin devices. |

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 11-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in Dual Output or Quad Output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG<3:0> (ADCON1<3:0>), must also be set to a value in the range of '1010' through '1111'.

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 11-3 and Figure 11-4, respectively.





| FIGURE 11-3: | PARALLEL SLAVE PORT WRITE WAVEFORMS | | | | | | | | | |
|--------------|---|--|--|--|--|--|--|--|--|--|
| | Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 | | | | | | | | | |
| | | | | | | | | | | |
| WR | | | | | | | | | | |
| RD | | | | | | | | | | |
| PORTD<7:0> | | | | | | | | | | |
| IBF _ | | | | | | | | | | |
| OBF | | | | | | | | | | |
| PSPIF _ | | | | | | | | | | |

FIGURE 11-4: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 11-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------------------|---------------|--------------|----------------|------------|------------------------|--------|--------|----------------------------|
| PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 58 |
| LATD | PORTD Dat | a Latch Regis | ster (Read a | nd Write to Da | ita Latch) | | | | 58 |
| TRISD | PORTD Dat | a Direction R | egister | | | | | | 58 |
| PORTE | _ | _ | _ | _ | RE3 | RE2 | RE1 | RE0 | 58 |
| LATE | — | — | _ | — | — | PORTE Dat (Read and | 58 | | |
| TRISE | IBF | OBF | IBOV | PSPMODE | _ | TRISE2 | TRISE1 | TRISE0 | 58 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IF | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| ADCON1 | — | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

NOTES:

12.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
 prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 12-1. Figure 12-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 12-1: T0CON: TIMER0 CONTROL REGISTER

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---|--------|--------|-------|-------|-------|-------|-------|-------|
| | TMR0ON | T08BIT | TOCS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 |
| t | oit 7 | | | | | | | bit 0 |

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 **T08BIT**: Timer0 8-Bit/16-Bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on TOCKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = Tlmer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS<2:0>: Timer0 Prescaler Select bits
 - 111 = 1:256 Prescale value
 - 110 = 1:128 Prescale value
 - 101 = 1:64 Prescale value
 - 100 = 1:32 Prescale value
 - 011 = 1:16 Prescale value
 - 010 = 1:8 Prescale value
 - 001 = 1:4 Prescale value
 - 000 = 1:2 Prescale value

Legend:

| Legena: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the TOCS bit (TOCON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

12.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 12-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

| Note: | Writing to TMR0 when the prescaler is |
|-------|---|
| | assigned to Timer0 will clear the prescaler |
| | count but will not change the prescaler |
| | assignment. |

12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|--------|---|--------------------|--------|--------|-------|--------|--------|-------|----------------------------|--|
| TMR0L | TMR0L Timer0 Register Low Byte | | | | | | | | | |
| TMR0H | Timer0 Reg | ister High By | /te | | | | | | 56 | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | |
| TOCON | TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0 | | | | | | | | 56 | |
| TRISA | RA7 ⁽¹⁾ | RA6 ⁽¹⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 58 | |

 TABLE 12-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

| STER 13-1: | T1CON: TIMER1 CONTROL REGISTER | | | | | | | | | | |
|------------|--------------------------------|--------------------------------|----------------|--------------------------------|----------------------------------|-----------------|----------------|--------|--|--|--|
| | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | RD16: 16 | -Bit Read/V | Vrite Mode E | nable bit | | | | | | | |
| | | | | | ne 16-bit oper vo 8-bit opera | | | | | | |
| bit 6 | T1RUN: T | imer1 Syst | em Clock Sta | atus bit | | | | | | | |
| | | | | Timer1 oscilla another sour | | | | | | | |
| bit 5-4 | T1CKPS< | : 1:0>: Time | er1 Input Cloc | k Prescale S | elect bits | | | | | | |
| | | Prescale va | | | | | | | | | |
| | | Prescale va Prescale va | | | | | | | | | |
| | | Prescale va | | | | | | | | | |
| bit 3 | T1OSCE | 1: Timer1 C | Scillator Ena | ble bit | | | | | | | |
| | - | 1 oscillator | | | | | | | | | |
| | • • • • • • • | 1 oscillator | | ck resistor ar | e turned off to | o eliminate | nower drain | | | | |
| bit 2 | | | | | onization Sele | | | | | | |
| | | R1CS = 1: | | | | | | | | | |
| | | • | ze external c | • | | | | | | | |
| | • | | ernal clock in | put | | | | | | | |
| | | <u>R1CS = 0:</u> ianored Ti | mer1 uses th | e internal clo | ck when TMF | R1CS = 0 | | | | | |
| bit 1 | | 0 | ock Source S | | | | | | | | |
| | 1 = Exter | nal clock fr | om pin RC0/ | | KI (on the ris | sing edge) | | | | | |
| | | nal clock (F | | | | | | | | | |
| bit 0 | bit 0 TMR1ON: Timer1 On bit | | | | | | | | | | |
| | 1 = Enab 0 = Stops | les Timer1 Timer1 | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Read | able bit | VV = V | Vritable bit | U = Unim | plemented b | oit, read as ' | 0' | | | |
| | -n = Value | e at POR | '1' = E | Bit is set | '0' = Bit is | cleared | x = Bit is u | nknown | | | |
| | | | | | | | | | | | |

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

13.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T10SO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.




FIGURE 13-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)




FIGURE 13-1: TIMER1 BLOCK DIAGRAM

13.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 13-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

13.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 13-3. Table 13-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 13-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 13-1:CAPACITOR SELECTION FOR
THE TIMER OSCILLATOR

| Osc Type | Freq | C1 | C2 | | | |
|----------|--|--------------------------------|-------------------------------|--|--|--|
| LP | 32 kHz | 27 pF ⁽¹⁾ | 27 pF ⁽¹⁾ | | | |
| | Microchip sug starting point circuit. | | | | | |
| 2: | Higher capacitance increases the stability of the oscillator but also increases the start-up time. | | | | | |
| | Since each res characteristics the resonator appropriate components. | , the user sh /crystal manu | ould consult ufacturer for | | | |
| 4: | Capacitor value only. | es are for des | ign guidance | | | |

13.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS<1:0> (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 4.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

13.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.


13.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 13-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 13-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

13.5 Resetting Timer1 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M<3:0> or CCP2M<3:0> = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see **Section 16.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

| Note: | The Special Event Triggers from the |
|-------|-------------------------------------|
| | CCP2 module will not set the TMR1IF |
| | interrupt flag bit (PIR1<0>). |

13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3 "Timer1 Oscillator**") gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine, which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered. Doing so may introduce cumulative errors over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

| RTCinit | | | |
|---------|--------|--------------|---|
| | MOVLW | 80h | ; Preload TMR1 register pair |
| | MOVWF | TMR1H | ; for 1 second overflow |
| | CLRF | TMR1L | |
| | MOVLW | b'00001111' | ; Configure for external clock, |
| | MOVWF | T1CON | ; Asynchronous operation, external oscillator |
| | CLRF | secs | ; Initialize timekeeping registers |
| | CLRF | mins | ; |
| | MOVLW | .12 | |
| | MOVWF | hours | |
| | BSF | PIE1, TMR1IE | ; Enable Timer1 interrupt |
| | RETURN | | |
| RTCisr | | | |
| | BSF | TMR1H, 7 | ; Preload for 1 sec overflow |
| | BCF | PIR1, TMR1IF | ; Clear interrupt flag |
| | INCF | secs, F | ; Increment seconds |
| | MOVLW | .59 | ; 60 seconds elapsed? |
| | CPFSGT | secs | |
| | RETURN | | ; No, done |
| | CLRF | secs | ; Clear seconds |
| | INCF | mins, F | ; Increment minutes |
| | MOVLW | .59 | ; 60 minutes elapsed? |
| | CPFSGT | mins | |
| | RETURN | | ; No, done |
| | CLRF | mins | ; clear minutes |
| | INCF | hours, F | ; Increment hours |
| | MOVLW | .23 | ; 24 hours elapsed? |
| | CPFSGT | hours | |
| | RETURN | | ; No, done |
| | CLRF | hours | ; Reset hours |
| | RETURN | | ; Done |

TABLE 13-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|---------------------------|---------------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| TMR1L | Timer1 Reg | gister Low By | /te | | | | | | 56 |
| TMR1H | Timer1 Register High Byte | | | | | | | 56 | |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 56 |

Legend: Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

NOTES:

14.0 TIMER2 MODULE

The Timer2 timer module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- · Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 14-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 14-1.

14.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 14.2 "Timer2 Interrupt**").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

| | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---|-------|----------|----------|----------|----------|--------|---------|---------|
| | _ | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| _ | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |

bit 7 Unimplemented: Read as '0'

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | oit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 18.0 "Master Synchronous Serial Port (MSSP) Module".




FIGURE 14-1: TIMER2 BLOCK DIAGRAM

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------------------|-----------------|----------|---------------|----------|--------|---------|---------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INTOIE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| TMR2 | Timer2 Reg | Timer2 Register | | | | | | | |
| T2CON | | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 56 |
| PR2 | Timer2 Peri | od Register | | | | | | | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

15.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 15-2.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the CCP modules (see **Section 16.1.1** "**CCP Modules and Timer Resources**" for more information).

REGISTER 15-1: T3CON: TIMER3 CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|--------|---------|---------|--------|--------|--------|--------|
| RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON |
| bit 7 | | | | | | | bit 0 |

- bit 7 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6,3 T3CCP<2:1>: Timer3 and Timer1 to CCPx Enable bits
 - 1x = Timer3 is the capture/compare clock source for the CCP modules
 - 01 = Timer3 is the capture/compare clock source for CCP2; Timer1 is the capture/compare clock source for CCP1
 - 00 = Timer1 is the capture/compare clock source for the CCP modules
- bit 5-4 T3CKPS<1:0>: Timer3 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 2 **T3SYNC:** Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.)
 - $M_{\text{box}} = MD_{2}^{2}CS = 1$
 - When TMR3CS = 1:
 - 1 = Do not synchronize external clock input
 - 0 = Synchronize external clock input
 - When TMR3CS = 0:
 - This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
- bit 1 TMR3CS: Timer3 Clock Source Select bit
 - 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 **TMR3ON:** Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

15.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 15-1: TIMER3 BLOCK DIAGRAM (8-BIT READ/WRITE MODE)





FIGURE 15-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



15.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 15-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

15.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 13.0 "Timer1 Module".

15.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

15.5 Resetting Timer3 Using the CCP Special Event Trigger

If either of the CCP modules is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP1M<3:0> or CCP2M<3:0> = 1011), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see **Section 16.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Special Event Triggers from the CCP2 module will not set the TMR3IF interrupt flag bit (PIR2<1>).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|------------|---------------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| TMR3L | Timer3 Reg | gister Low B | yte | | | | | | 57 |
| TMR3H | Timer3 Reg | gister High B | yte | | | | | | 57 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 56 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 57 |

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

16.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F2221/2321/4221/4321 family devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register.

In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules.

Note: Throughout this section and Section 17.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to the register and bit names for CCP modules are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2 or ECCP1. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or Enhanced implementation.

REGISTER 16-1: CCPxCON REGISTER (CCP2 MODULE, CCP1 MODULE IN 28-PIN DEVICES)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|--------|--------|--------|--------|
| | _ | DCxB1 | DCxB0 | CCPxM3 | CCPxM2 | CCPxM1 | CCPxM0 |
| bit 7 | | | | | | | bit 0 |

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DCxB<1:0>**: PWM Duty Cycle bit 1 and bit 0 for CCP Module x <u>Capture mode:</u> Unused. <u>Compare mode:</u> Unused. <u>PWM mode:</u> The function of the factor of the f

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCxB<9:2>) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM<3:0>: CCPx Module Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode: initialize CCP pin low; on compare match, force CCP pin high (CCPxIF bit is set)
- 1001 = Compare mode: initialize CCP pin high; on compare match, force CCP pin low (CCPxIF bit is set)
- 1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCP pin reflects I/O state)
- 1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCPx match (CCPxIF bit is set)
- 11xx = PWM mode

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bi | t is unknown |

16.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

16.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

TABLE 16-1:CCP MODE – TIMER
RESOURCES

| CCP/ECCP Mode | Timer Resource |
|---------------|------------------|
| Capture | Timer1 or Timer3 |
| Compare | Timer1 or Timer3 |
| PWM | Timer2 |

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the T3CON register (Register 15-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 16-1 and Figure 16-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work.

16.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX Configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the Configuration bit is cleared, CCP2 is multiplexed with RB3.

Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

| CCP1 Mode | CCP2 Mode | Interaction | | | | |
|--------------------|--------------------|---|--|--|--|--|
| Capture | Capture | Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP. | | | | |
| Capture | Compare | CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base. | | | | |
| Compare | Capture | CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base. | | | | |
| Compare | Compare | Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base. | | | | |
| Capture | PWM ⁽¹⁾ | None | | | | |
| Compare | PWM ⁽¹⁾ | None | | | | |
| PWM ⁽¹⁾ | Capture | None | | | | |
| PWM ⁽¹⁾ | Compare | None | | | | |
| PWM ⁽¹⁾ | PWM | Both PWMs will have the same frequency and update rate (TMR2 interrupt). | | | | |

TABLE 16-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES

Note 1: Includes standard and Enhanced PWM operation.

16.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

16.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

| Note: | If RB3/CCP2 or RC1/CCP2 is configured | | | | | |
|-------|---|--|--|--|--|--|
| | as an output, a write to the port can cause | | | | | |
| | a capture condition. | | | | | |

16.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 16.1.1 "CCP Modules and Timer Resources").

16.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

16.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN)

| | | | | l |
|-------|-------------|---|---------------------|---|
| CLRF | CCP2CON | ; | Turn CCP module off | l |
| MOVLW | NEW_CAPT_PS | ; | Load WREG with the | |
| | | ; | new prescaler mode | |
| | | ; | value and CCP ON | |
| MOVWF | CCP2CON | ; | Load CCP2CON with | |
| | | ; | this value | |
| | | | | L |

FIGURE 16-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



16.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- · driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

16.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

| Note: | Clearing the CCP2CON register will force | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|
| | the RB3 or RC1 compare output latch | | | | | | | | |
| | (depending on device configuration) to the | | | | | | | | |
| | default low level. This is not the PORTB or | | | | | | | | |
| | PORTC I/O data latch. | | | | | | | | |

16.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

16.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

16.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM<3:0> = 1011).

For either CCP module, the Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

Special Event Trigger Set CCP1IF (Timer1/Timer3 Reset) CCPR1H CCPR1L CCP1 pin Output S C Compare Comparator Match Logic R TRIS Output Enable 4 CCP1CON<3:0> TMR1H TMR1L 0 TMR3H Special Event Trigger TMR3L (Timer1/Timer3 Reset, A/D Trigger) T3CCP1 T3CCP2 Set CCP2IF CCP2 pin Q S Compare Output Comparator Match Logic R TRIS **Output Enable** 4 CCPR2H CCPR2L CCP2CON<3:0>

FIGURE 16-2: COMPARE MODE OPERATION BLOCK DIAGRAM

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|-------------------------------|-------------------------------|--------------|-----------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| RCON | IPEN | SBOREN ⁽¹⁾ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF ⁽²⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽²⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽²⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| TRISB | PORTB Da | PORTB Data Direction Register | | | | | | | 58 |
| TRISC | PORTC Data Direction Register | | | | | | | 58 | |
| TMR1L | Timer1 Register Low Byte | | | | | | | 56 | |
| TMR1H | Timer1 Reg | gister High B | yte | | | | | | 56 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 56 |
| TMR3H | Timer3 Reg | gister High B | yte | | | | | | 57 |
| TMR3L | Timer3 Reg | gister Low B | /te | | | | | | 57 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 57 |
| CCPR1L | Capture/Co | mpare/PWN | 1 Register 1 | Low Byte | | | | | 57 |
| CCPR1H | Capture/Co | mpare/PWN | 1 Register 1 | High Byte | | | | | 57 |
| CCP1CON | P1M1 ⁽²⁾ | P1M0 ⁽²⁾ | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 57 |
| CCPR2L | Capture/Co | mpare/PWN | 1 Register 2 | Low Byte | | | | | 57 |
| CCPR2H | Capture/Co | mpare/PWN | 1 Register 2 | High Byte | | | | | 57 |
| CCP2CON | _ | _ | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 57 |

| TABLE 16-3: | REGISTERS ASSOCIATED WITH CAPTURE | COMPARE, TIMER1 AND TIMER3 |
|-------------|--|----------------------------|
| | | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: These bits are unimplemented on 28-pin devices and read as '0'.

16.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

| Note: | Clearing the CCP2CON register will force the RB3 or RC1 output latch (depending on device configuration) to the default low |
|-------|---|
| | level. This is not the PORTB or PORTC I/O data latch. |

Figure 16-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 16.4.4** "Setup for PWM Operation".

FIGURE 16-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 16-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:


EQUATION 16-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH



16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 16-2:

```
PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) •
Tosc • (TMR2 Prescale Value)
```

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 16-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

16.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in **Section 17.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP2.

16.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCPx module for PWM operation.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------|----------------------|--|---------------------|---------------------|---------------------|---------------------|-----------------------|---------------------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| RCON | IPEN | SBOREN ⁽¹⁾ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF ⁽²⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽²⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽²⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| TRISB | PORTB Da | ta Direction | Register | | | | | | 58 |
| TRISC | PORTC Da | ata Direction | Register | | | | | | 58 |
| TMR2 | Timer2 Reg | gister | | | | | | | 56 |
| PR2 | Timer2 Per | iod Register | | | | | | | 56 |
| T2CON | — | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 56 |
| CCPR1L | Capture/Co | ompare/PWN | 1 Register 1 | Low Byte | | | | | 57 |
| CCPR1H | Capture/Co | ompare/PWN | 1 Register 1 | High Byte | | | | | 57 |
| CCP1CON | P1M1 ⁽²⁾ | P1M0 ⁽²⁾ | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 57 |
| CCPR2L | Capture/Co | ompare/PWN | 1 Register 2 | Low Byte | | | | | 57 |
| CCPR2H | Capture/Co | Capture/Compare/PWM Register 2 High Byte | | | | | | | |
| CCP2CON | — | _ | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 57 |
| ECCP1AS | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 ⁽²⁾ | PSSBD0(2) | 57 |
| ECCP1DEL | PRSEN | PDC6 ⁽²⁾ | PDC5 ⁽²⁾ | PDC4 ⁽²⁾ | PDC3 ⁽²⁾ | PDC2 ⁽²⁾ | PDC1 ⁽²⁾ | PDC0 ⁽²⁾ | 57 |

TABLE 16-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: These bits are unimplemented on 28-pin devices and read as '0'.

17.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

| Note: | The ECCP module is implemented only in |
|-------|--|
| | 40/44-pin devices. |

In PIC18F4221/4321 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 17.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 17-1. It differs from the CCPxCON registers in PIC18F2221/2321 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 17-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 |
| bit 7 | | | | | | | bit 0 |

bit 7-6 P1M<1:0>: Enhanced PWM Output Configuration bits

If CCP1M<3:2> = 00, 01, 10:

xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins
If CCP1M<3:2> = 11:

- 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 **DC1B<1:0>**: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 **CCP1M<3:0>**: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Capture mode
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)
- 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF)
- 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state
- 1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CC1IF bit)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features; it is:

• ECCP1DEL (PWM Dead-Band Delay)

17.1 ECCP Outputs and Configuration

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 17-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M<1:0> and CCP1M<3:0> bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs.

17.1.1 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in **Section 16.1.1 "CCP Modules and Timer Resources"**.

17.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in Section 16.2 "Capture Mode" and Section 16.3 "Compare Mode". No changes are required when moving between 28-pin and 40/44-pin devices.

17.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

17.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode, as described in **Section 16.4 "PWM Mode"**. This is also sometimes referred to as "Compatible CCP" mode, as in Table 17-1.

| Note: | When setting up single output PWM |
|-------|--|
| | operations, users are free to use either |
| | of the processes described in |
| | Section 16.4.4 "Setup for PWM |
| | Operation" or Section 17.4.9 "Setup |
| | for PWM Operation". The latter is more |
| | generic and will work for either single or |
| | multi-output PWM. |

| ECCP Mode | CCP1CON Configuration | RC2 RD5 | | RD6 | RD7 | | | | | |
|----------------|--------------------------|---------|----------|----------|----------|--|--|--|--|--|
| | All 40/44-pin devices: | | | | | | | | | |
| Compatible CCP | 00xx 11xx | CCP1 | RD5/PSP5 | RD6/PSP6 | RD7/PSP7 | | | | | |
| Dual PWM | Dual PWM 10xx 11xx | | P1B | RD6/PSP6 | RD7/PSP7 | | | | | |
| Quad PWM | x1xx 11xx | P1A | P1B | P1C | P1D | | | | | |

TABLE 17-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

17.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the P1M<1:0> and CCP1M<3:0> bits of the CCP1CON register.

Figure 17-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.


EQUATION 17-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 17-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

EQUATION 17-2:

PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 17-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

17.4.3 PWM OUTPUT CONFIGURATIONS

The P1M<1:0> bits in the CCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 17.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 17-2.

| PWM Frequency | 2.44 kHz | 9.77 kHz | 39.06 kHz | 156.25 kHz | 312.50 kHz | 416.67 kHz |
|----------------------------|----------|----------|-----------|------------|------------|------------|
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | FFh | FFh | FFh | 3Fh | 1Fh | 17h |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.58 |

TABLE 17-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

| FIGURE 17-2: | PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE) |
|--------------|--|

| C | CCP1CON <7:6> | SIGNAL | 0 | Duty Cycle | -► Period | PR2 + 1 |
|-------|------------------|---------------|---|----------------------|----------------------|-------------|
| 00 (8 | Single Output) | P1A Modulated | | Delay ⁽¹⁾ | Delay ⁽¹⁾ | |
| | | P1A Modulated | | | | - - - |
| 10 | (Half-Bridge) | P1B Modulated | | 1 1 1 | | |
| | | P1A Active | | 1 1 1 | | |
| 0.1 | (Full-Bridge, | P1B Inactive | | I I I | 1 1 1 | |
| 01 | Forward) | P1C Inactive | | 1 1 1 | 1 1 | 1 1 1 |
| | | P1D Modulated | | | | 1 1 1 |
| | | P1A Inactive | | 1 1 1 | 1 1 | 1 1 1 |
| 11 | (Full-Bridge, | P1B Modulated | | | | |
| ± ± | Reverse) | P1C Active | | | 1 1 1 | |
| | | P1D Inactive | | | 1 1 1 | 1 1 |

FIGURE 17-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

| 00 | (Single Output) | P1A Modulated | 1 | | |
|------|-----------------|------------------------|----------------------------|----------------------|-------------|
| | | P1A Modulated | | | |
| 10 | (Half-Bridge) | P1B Modulated | Delay ⁽¹⁾ | Delay ⁽¹⁾ | |
| | | P1A Active | i i i | 1 1 | |
| 01 | (Full-Bridge, | P1B Inactive | 1 1 1 | | |
| 01 | Forward) | P1C Inactive | 1 1 1 | 1 1 1 | 1 7 1 |
| | | P1D Modulated | 1 | | |
| | | P1A Inactive | , , , , | | - - - |
| 11 | (Full-Bridge, | P1B Modulated | 1 | | |
| ΤI | Reverse) | P1C Active | 1 1 1 | | 1 1 1 |
| | | P1D Inactive | 1 | 1 | |
| Rela | ationships: | | • | · | |
| | | (PR2 + 1) * (TMR2 Pres | ue) >) * (TMR2 Prescale | | |

17.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 17-4). This mode can be used for half-bridge applications, as shown in Figure 17-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC<6:0>, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 17.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 17-4: HALF-BRIDGE PWM






FIGURE 17-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



17.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 17-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.








FIGURE 17-7: EXAMPLE OF FULL-BRIDGE APPLICATION

17.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows user to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 Tosc * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS<1:0> bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 17-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 17-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 17-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:


- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

FIGURE 17-8: PWM DIRECTION CHANGE







17.4.6 PROGRAMMABLE DEAD-BAND DELAY

| Note: | Programmable | | ad-band | delay | is | not |
|-------|---------------|-----|---------|---------|----|------|
| | implemented i | | 28-pin | devices | 3 | with |
| | standard CCP | mod | lules. | | | |

In half-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shootthrough current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state (see Figure 17-4 for illustration). Bits PDC<6:0> of the ECCP1DEL register (Register 17-2) set the delay period in terms of micro-controller instruction cycles (TCY or 4 Tosc). These bits are not available on 28-pin devices as the standard CCP module does not support half-bridge operation.

17.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on FLT0 can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS<2:0> bits (ECCP1AS<6:4>).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC<1:0> and PSSBD<1:0> bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 17-2: ECCP1DEL: PWM DEAD-BAND DELAY REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| PRSEN | PDC6 ⁽¹⁾ | PDC5 ⁽¹⁾ | PDC4 ⁽¹⁾ | PDC3 ⁽¹⁾ | PDC2 ⁽¹⁾ | PDC1 ⁽¹⁾ | PDC0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

bit 7 PRSEN: PWM Restart Enable bit

- 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically
- 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM

bit 6-0 PDC<6:0>: PWM Delay Count bits⁽¹⁾

Delay time, in number of FOSC/4 (4 * TOSC) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Note 1: Unimplemented on 28-pin devices; bits read '0'.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| REGISTER 17-3: | ECCP1AS | | | JRE/COMP | PARE/PW | M AUTO- | SHUTDOW | N |
|----------------|---|---|---|--------------|-------------|----------|-----------------------|-----------------------|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 ⁽¹⁾ | PSSBD0 ⁽¹⁾ |
| | bit 7 | | | | | | | bit 0 |
| bit 7 | ECCPASE: | ECCP Auto | -Shutdown | Event Status | bit | | | |
| | 1 = A shuto 0 = ECCP | | | d; ECCP out | puts are in | shutdown | state | |
| bit 6-4 | ECCPAS<2 | :0>: ECCP | Auto-Shutdo | own Source | Select bits | | | |
| | 111 = FLT0 110 = FLT0 101 = FLT0 011 = Eithe 010 = Com 001 = Com 000 = Auto | or Compara or Comparate r Comparate parator 2 ou parator 1 ou | ator 2 ator 1 or 1 or 2 tput tput | mparator 2 | | | | |
| bit 3-2 | 1x = Pins A PWM 0 01 = Drive F | <pre>PSSAC<1:0>: Pins A and C Shutdown State Control bits 1x = Pins A and C are tri-state (40/44-pin devices); PWM output is tri-state (28-pin devices) 01 = Drive Pins A and C to '1' 00 = Drive Pins A and C to '0'</pre> | | | | | | |
| bit 1-0 | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

17.4.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 17-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 17-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

| Note: | Writing to the ECCPASE bit is disabled |
|-------|--|
| | while a shutdown condition is active. |

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

17.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M<1:0> bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 17-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





FIGURE 17-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



17.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If auto-shutdown is required, do the following:
 - Disable auto-shutdown (ECCPASE = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - Wait for non-shutdown condition
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M<1:0 bits.
 - Select the polarities of the PWM output signals with the CCP1M<3:0> bits.
- 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 6. For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- 7. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using the PSSAC<1:0> and PSSBD<1:0> bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 10. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRx overflows (TMRxIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

17.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

17.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

17.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------------------|----------------------|-----------------------|---------------------|---------------------|---------------------|---------------------|-----------------------|---------------------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| RCON | IPEN | SBOREN ⁽¹⁾ | _ | RI | TO | PD | POR | BOR | 54 |
| PIR1 | PSPIF ⁽²⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽²⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽²⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| PIR2 | OSCFIF | CMIF | | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| TRISB | PORTB Da | ta Direction R | egister | | | | | | 58 |
| TRISC | PORTC Da | ta Direction R | egister | | | | | | 58 |
| TRISD ⁽²⁾ | PORTD Da | ta Direction R | egister | | | | | | 58 |
| TMR1L | Timer1 Reg | ister Low Byte | е | | | | | | 56 |
| TMR1H | Timer1 Reg | ister High Byt | e | | | | | | 56 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 56 |
| TMR2 | Timer2 Reg | ister | | | | | | | 56 |
| T2CON | | T2OUTPS3 | T2OUTPS2 | T2OUTPS1 | T2OUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | 56 |
| PR2 | Timer2 Peri | od Register | | | | | | | 56 |
| TMR3L | Timer3 Reg | ister Low Byte | 9 | | | | | | 57 |
| TMR3H | Timer3 Reg | ister High Byt | e | | | | | | 57 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 57 |
| CCPR1L | Capture/Co | mpare/PWM | Register 1 Lo | w Byte | | | | | 57 |
| CCPR1H | Capture/Co | mpare/PWM | Register 1 Hig | gh Byte | | | | | 57 |
| CCP1CON | P1M1 ⁽²⁾ | P1M0 ⁽²⁾ | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 57 |
| ECCP1AS | ECCPASE | ECCPAS2 | ECCPAS1 | ECCPAS0 | PSSAC1 | PSSAC0 | PSSBD1 ⁽²⁾ | PSSBD0(2) | 57 |
| ECCP1DEL | PRSEN | PDC6 ⁽²⁾ | PDC5 ⁽²⁾ | PDC4 ⁽²⁾ | PDC3 ⁽²⁾ | PDC2 ⁽²⁾ | PDC1 ⁽²⁾ | PDC0 ⁽²⁾ | 57 |

TABLE 17-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

2: These registers and/or bits are unimplemented on 28-pin devices; always maintain these bits clear.

18.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

18.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])
 - Full Master mode
 - Slave mode (with address masking for both 10-bit and 7-bit addressing)

The $\mathrm{I}^2\mathrm{C}$ interface supports the following modes in hardware:

- · Master mode
- Multi-Master mode
- Slave mode

18.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

18.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four SPI modes are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) SDO
- Serial Data In (SDI) SDI/SDA
- Serial Clock (SCK) SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS)

Figure 18-1 shows the block diagram of the MSSP module when operating in SPI mode.





18.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 18-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

| | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|---|-------|-------|-----|-----|-----|-----|-----|-------|
| | SMP | CKE | D/Ā | Р | S | R/W | UA | BF |
| - | bit 7 | | | | | | | bit 0 |

bit 7 SMP: Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

bit 6 CKE: SPI Clock Select bit

- 1 = Transmit occurs on transition from active to Idle clock state
- $\ensuremath{\scriptscriptstyle 0}$ = Transmit occurs on transition from Idle to active clock state

Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>).

- bit 5 **D/A:** Data/Address bit Used in I²C[™] mode only.
- bit 4 **P:** Stop bit Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.
- bit 3 **S:** Start bit Used in I²C mode only.
- bit 2 **R/W:** Read/Write Information bit Used in I²C mode only.
- bit 1 **UA:** Update Address bit Used in I²C mode only.
- bit 0 BF: Buffer Full Status bit (Receive mode only)
 - 1 = Receive complete, SSPBUF is full
 - 0 = Receive not complete, SSPBUF is empty

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | =_, R/W-0 | R/W-0 | R/W-0 | |
|---------|--|---|---------------|-------------|--------------|---------------|---------------|-------------|--|
| | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | |
| | bit 7 | | | | I | I | 1 | bit 0 | |
| bit 7 | 1 = The S (must | WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision SSPOV: Receive Overflow Indicator bit | | | | | | | |
| bit 6 | SSPOV: Receive Overflow Indicator bit <u>SPI Slave mode:</u> 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since each new reception (and | | | | | | | | |
| | Note: | In Master transmissio | | | | | | eption (and | |
| bit 5 | 1 = Enable | ynchronous s es serial port es serial port | and configu | res SCK, SE | | | al port pins | | |
| | Note: | When enab | led, these p | ins must be | properly cor | nfigured as i | nput or outp | out. | |
| bit 4 | 1 = Idle sta | k Polarity Se ate for clock i ate for clock i | s a high leve | | | | | | |
| bit 3-0 | SSPM<3:0>: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control disabled, <u>SS</u> can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, <u>SS</u> pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4 | | | | | | | | |
| | Note: | | | | | | | | |
| | Legend: | | | | | | | | |
| | R = Reada | able bit | W = Writab | le bit | U = Unimp | lemented bi | t, read as '0 | , | |

'1' = Bit is set

-n = Value at POR

REGISTER 18-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

'0' = Bit is cleared

x = Bit is unknown

18.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL

(SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 18-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

| Note: | To avoid lost data in Master mode, a read of |
|-------|--|
| | the SSPBUF must be performed to clear the |
| | Buffer Full (BF) detect bit (SSPSTAT<0>) |
| | between each transmission. |
| | |

Note: The SSPBUF register cannot be used with read-modify-write instructions, such as BCF, BTFSC and COMF, etc.

EXAMPLE 18-1: LOADING THE SSPBUF (SSPSR) REGISTER

| LOOP | BTFSS | SSPSTAT, BF | ;Has data been received (transmit complete)? |
|------|-------|-------------|--|
| | BRA | LOOP | ;No |
| | MOVF | SSPBUF, W | ;WREG reg = contents of SSPBUF |
| | MOVWF | RXDATA | ;Save in user RAM, if data is meaningful |
| | MOVF | TXDATA, W | ;W reg = contents of TXDATA |
| | MOVWF | SSPBUF | ;New data to xmit |

18.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

18.3.4 TYPICAL CONNECTION

Figure 18-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 18-2: SPI MASTER/SLAVE CONNECTION

18.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 18-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI operation is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 18-3, Figure 18-5 and Figure 18-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- · Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 18-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 18-3: SPI MODE WAVEFORM (MASTER MODE)

18.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

18.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI operation must be in Slave mode with the \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). When the \overline{SS} pin is low, transmission and reception are enabled and the

SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


| Note 1: | When the SPI interface is in Slave mode | | | | | | |
|---------|--|----|-----|---------|---------|--|--|
| | with | SS | pin | control | enabled | | |
| | (SSPCON1 < 3:0 > = 0100), the SPI module | | | | | | |
| | will reset if the SS pin is set to VDD. | | | | | | |

2: If the SPI interface is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 18-4: SLAVE SYNCHRONIZATION WAVEFORM







FIGURE 18-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



18.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 3.7 "Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

18.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

18.3.10 BUS MODE COMPATIBILITY

Table 18-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

| Standard SPI Mode | Control Bits State | | | |
|-------------------|--------------------|-----|--|--|
| Terminology | СКР | CKE | | |
| 0, 0 | 0 | 1 | | |
| 0, 1 | 0 | 0 | | |
| 1, 0 | 1 | 1 | | |
| 1, 1 | 1 | 0 | | |

TABLE 18-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|---------------------------------------|-----------------------|-------------|--------------|-------------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| TRISA | TRISA7 ⁽²⁾ | TRISA6 ⁽²⁾ | PORTA Da | ta Direction | Control Reg | gister | | | 58 |
| TRISC | PORTC Da | ta Direction | Control Reg | gister | | | | | 58 |
| SSPBUF | MSSP Receive Buffer/Transmit Register | | | | | | | 56 | |
| SSPCON1 | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 56 |
| SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 56 |

TABLE 18-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

18.4 I²C Mode


The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 18-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



18.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I²C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

| | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
|-------|--|---|----------------------------|-------------------------|-------------|-----------------------------------|---------------|------------|
| | SMP | CKE | D/A | Р | S | R/W | UA | BF |
| | bit 7 | | | | | | | bit 0 |
| bit 7 | | v Rate Contr | | | | | | |
| | 1 = Slew r | <u>or Slave moc</u> ate control d ate control e | isabled for S | | | 100 kHz and (Hz) | 1 MHz) | |
| bit 6 | In Master of 1 = Enable | Bus Select bi or Slave mod SMBus spe e SMBus spe | de: ecific inputs | | | | | |
| bit 5 | D/A: Data/ | Address bit | | | | | | |
| | <u>In Master i</u> Reserved. | | | | | | | |
| | In Slave m | i <u>ode:</u> tes that the la | ast byte rece | eived or tran | smitted was | s data | | |
| bit 4 | 0 = Indicat P: Stop bit | tes that the la | ast byte rece | eived or tran | smitted was | s address | | |
| | 1 = Indicat | tes that a Sto it was not de | | en detectec | last | | | |
| | Note: | | cleared on R | eset and wh | en SSPEN | is cleared | | |
| bit 3 | S: Start bit | | | | | | | |
| | | es that a Stati it was not de | | en detectec | l last | | | |
| | Note: | This bit is c | cleared on R | eset and wh | nen SSPEN | is cleared. | | |
| bit 2 | | d/Write Inform | mation bit (I ² | C™ mode o | only) | | | |
| | <u>In Slave m</u> 1 = Read 0 = Write | <u>iode:</u> | | | | | | |
| | Note: | | | | | g the last ado Start bit, Stop | | |
| | | <u>mode:</u> nit is in prog nit is not in p | | | | | | |
| | Note: | ORing this in Active m | | , RSEN, PE | N, RCEN o | r ACKEN will | indicate if t | he MSSP is |
| bit 1 | UA: Updat | te Address b | it (10-bit Sla | ve mode or | ly) | | | |
| | | tes that the uses does not r | | | address in | the SSPADE |) register | |
| bit 0 | | Full Status I | | | | | | |
| | In Receive | UF is full UF is empty | es not incluc | le the \overline{ACK} | and Stop bi | te) | | |
| | | UF is empty | | | | | | |
| | Legend: | | | | | | | |
| | R = Reada | able bit | W = Writab | le bit | U = Unimp | plemented bit | , read as '0' | |
| | | | | | | | | |

RE

REGISTER 18-4: SSPCON1: MSSP CONTROL REGISTER 1 (I^2C^{TM} MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I²C[™] conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 SSPEN: Master Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as inputs.

bit 4 **CKP:** SCK Release Control bit

In Slave mode:

- 1 = Release clock
- 0 = Holds clock low (clock stretch), used to ensure data setup time

In Master mode:

Unused in this mode.

bit 3-0 SSPM<3:0>: Master Synchronous Serial Port Mode Select bits

1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (slave Idle)
- $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPADD + 1))
- 0111 = I^2C Slave mode, 10-bit address
- 0110 = I^2C Slave mode, 7-bit address

Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

Legend:

| Logona. | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

| | R/W-0 | | | | | | | | |
|-------|---|--|------------------|----------------------------------|---------------------------------|--------------------------------|---------------------------------|--------------------|--|
| | 10110 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | GCEN | ACKSTAT | ACKDT/ ADMSK5 | ACKEN ⁽¹⁾ / ADMSK4 | RCEN ⁽¹⁾ / ADMSK3 | PEN ⁽¹⁾ / ADMSK2 | RSEN ⁽¹⁾ / ADMSK1 | SEN ⁽¹⁾ | |
| | bit 7 | | | | | | | bit 0 | |
| bit 7 | 1 = Enable | eneral Call Er e interrupt wh al call addres | en a general | | | received in | the SSPSR | | |
| bit 6 | 1 = Ackno | : Acknowledg wledge was r wledge was r | not received | from slave | smit mode (| only) | | | |
| bit 5 | In Master | DMSK5: Ack <u>Receive mod</u> knowledge wledge | - | ata bit | | | | | |
| | Note: | Value that v the end of a | | nitted when th | ne user initia | ates an Ack | nowledge s | equence at | |
| | | <u>iode:</u> ss masking o ss masking o | | | | | | | |
| bit 4 | ACKEN/A | DMSK4: Ack | nowledge Se | equence Ena | ble bit | | | | |
| | In Master Receive mode:⁽¹⁾ 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence Idle | | | | | | | | |
| | In Slave m | | f ADD4 enab | | | | | | |
| bit 3 | | MSK3: Rece | | it | | | | | |
| | | Receive mod es Receive m /e Idle | | | | | | | |
| | | <u>iode:</u> ss masking o ss masking o | | | | | | | |
| bit 2 | PEN/ADM | SK2: Stop Co | ondition Ena | ble bit | | | | | |
| | | <u>mode:</u> (¹⁾ Stop condition ondition Idle | on on SDA a | nd SCL pins. | Automatica | ally cleared | by hardwar | е. | |
| | | <u>iode:</u> ss masking o ss masking o | | | | | | | |
| bit 1 | <u>In Master</u> 1 = Initiate | MSK1: Repe <u>mode:</u> ⁽¹⁾ e Repeated S ated Start cor | tart condition | | | utomaticall | y cleared by | hardware. | |
| | 1 = Addre | node (7-Bit Ac ss masking o ss masking o | f ADD1 enab | oled | | | | | |

REGISTER 18-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE)

In Slave mode (10-Bit Addressing mode):

0 = Address masking of ADD1 and ADD0 disabled

| | | | | | • | , | | |
|---|-------|---------|--------|--------|--------|--------|--------|-------|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| ſ | GCEN | ACKSTAT | | | | | | |
| | | | ADMSK5 | ADMSK4 | ADMSK3 | ADMSK2 | ADMSK1 | |
| _ | bit 7 | | | | | | | bit 0 |

REGISTER 18-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE) – CONTINUED

bit 0 SEN: Start Condition Enable/Stretch Enable bit⁽¹⁾

In Master mode:

1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Start condition Idle

In Slave mode:

1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is active, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

REGISTER 18-6: SSPADD: MSSP ADDRESS REGISTER⁽¹⁾

| | R/W-0 |
|---|-------|-------|-------|-------|-------|-------|-------|-------|
| | ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| - | bit 7 | | | | | | | bit 0 |

bit 7-0 ADD<7:0>: MSSP Address bits

Note 1: MSSP Address register in I²C Slave mode. MSSP Baud Rate register in I²C Master mode.

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

18.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

18.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-Bit Addressing mode and up to 63 in 10-Bit Addressing mode). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overrightarrow{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

18.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

18.4.3.2 Address Masking

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which makes it possible to Acknowledge up to 31 addresses in 7-Bit Addressing mode and up to 63 addresses in 10-Bit Addressing mode (see Example 18-2).

The l^2C slave behaves the same way whether address masking is used or not. However, when address masking is used, the l^2C slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPBUF register.

• 7-Bit Addressing mode

Address mask bits, ADMSK<5:1>, mask the corresponding address bits in the SSPADD register. For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (ADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

• 10-Bit Addressing mode

Address mask bits, ADMSK<5:2>, mask the corresponding address bits in the SSPADD register. In addition, ADMSK<1> simultaneously masks the two LSBs of the address, ADD<1:0>. For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (ADD<n> = x). Also note that although in 10-Bit Addressing mode, the upper address bits reuse part of the SSPADD register bits, the address mask bits do not interact with those bits. They only affect the lower address bits.

Note 1: ADMSK<1> masks the two Least Significant bits of the address.

2: The two Most Significant bits of the address are not affected by address masking.

EXAMPLE 18-2: ADDRESS MASKING

7-Bit Addressing mode:

SSPADD<7:1> = 1010 0000

ADMSK<5:1> = 00 111

Addresses Acknowledged = 0xA0, 0xA2, 0xA4, 0xA6, 0xA8, 0xAA, 0xAC, 0xAE

10-Bit Addressing mode:

SSPADD<7:0> = 1010 0000 (The two MSbs are ignored in this example since they are not affected)

ADMSK<5:1> = 00 111

Addresses Acknowledged = 0xA0, 0xA1, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xA8, 0xA9, 0xAA, 0xAB, 0xAC, 0xAD, 0xAE, 0xAF

The upper two bits are not affected by the address masking.

18.4.3.3 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON1<4>). See **Section 18.4.4** "**Clock Stretching**" for more detail.


18.4.3.4 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 18.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 18-10).


The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.













© 2009 Microchip Technology Inc.





18.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

18.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP bit being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 18-15).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

18.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

18.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 18-10).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit.


18.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 18-13).


18.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 18-14).









18.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit (SSPSTAT<1>) is set. If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 18-17).





18.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (MSSP interrupt, if enabled):

- · Start condition
- Stop condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



18.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 18.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register.
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

18.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 18-19). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 18-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 18-19: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 18-3: I²C[™] CLOCK RATE W/BRG


| Fosc | Fcy | Fcy Fcy * 2 | | FscL (2 Rollovers of BRG) |
|--------|--------|-------------|-----|------------------------------|
| 40 MHz | 10 MHz | 20 MHz | 18h | 400 kHz |
| 40 MHz | 10 MHz | 20 MHz | 1Fh | 312.5 kHz |
| 40 MHz | 10 MHz | 20 MHz | 63h | 100 kHz |
| 16 MHz | 4 MHz | 8 MHz | 09h | 400 kHz |
| 16 MHz | 4 MHz | 8 MHz | 0Ch | 308 kHz |
| 16 MHz | 4 MHz | 8 MHz | 27h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 02h | 333 kHz |
| 4 MHz | 1 MHz | 2 MHz | 09h | 100 kHz |
| 4 MHz | 1 MHz | 2 MHz | 00h | 1 MHz |

18.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 18-20).





18.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

18.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.




FIGURE 18-21: FIRST START BIT TIMING

18.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

18.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 18-22: REPEATED START CONDITION WAVEFORM



18.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an \overline{ACK} bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 18-23).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

18.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

18.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL flag is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TcY after the SSPBUF write. If SSPBUF is rewritten within 2 TcY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL flag is clear after each write to SSPBUF to ensure the transfer is correct.

18.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

18.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>).

18.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


18.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

18.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

^{© 2009} Microchip Technology Inc.





18.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 18-25).

18.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

18.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 18-26).

18.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 18-25: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 18-26: STOP CONDITION RECEIVE OR TRANSMIT MODE



18.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

18.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

18.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

18.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 18-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 18-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



18.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 18-28).
- b) SCL is sampled low before SDA is asserted low (Figure 18-29).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 18-28).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 18-30). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




FIGURE 18-28: BUS COLLISION DURING START CONDITION (SDA ONLY)

FIGURE 18-29: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 18-30: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



18.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 18-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 18-32.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





FIGURE 18-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)

FIGURE 18-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



18.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 18-33). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 18-34).

FIGURE 18-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 18-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



| Bit 1 | Bit 0 | Reset Values | | | |
|---------------------------------------|--|--|--|--|--|
| | | on page | | | |
| INT0IF | RBIF | 55 | | | |
| TMR2IF | TMR1IF | 58 | | | |
| TMR2IE | TMR1IE | 58 | | | |
| TMR2IP | TMR1IP | 58 | | | |
| TMR3IF | CCP2IF | 58 | | | |
| TMR3IE | CCP2IE | 58 | | | |
| TMR3IP | CCP2IP | 58 | | | |
| TRISC1 | TRISC0 | 58 | | | |
| TRISD1 | TRISD0 | 58 | | | |
| MSSP Receive Buffer/Transmit Register | | | | | |
| ADD1 | ADD0 | 56 | | | |
| | | 56 | | | |
| | | 56 | | | |
| SSPM1 | SSPM0 | 56 | | | |
| RSEN/ ADMSK5 | SEN | 56 | | | |
| UA | BF | 56 | | | |
| 5 | TMR2IF TMR2IE TMR2IP TMR3IF TMR3IF TMR3IP TRISC1 TRISD1 ADD1 SSPM1 RSEN/ ADMSK5 | TMR2IFTMR1IFTMR2IETMR1IETMR2IPTMR1IPTMR3IFCCP2IFTMR3IECCP2IETMR3IPCCP2IPTRISC1TRISC0TRISD1TRISD0ADD1ADD1ADD0SSPM1SSPM0RSEN/ ADMSK5SEN | | | |

TABLE 18-4: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in I^2C mode.

19.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-wake-up on Break signal
 - Auto-baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be set (= 1)

| Note: | The EUSART control will automatically |
|-------|---|
| | reconfigure the pin from input to output as needed. |

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 19-1, Register 19-2 and Register 19-3, respectively.

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-1 | R/W- |
|--|--|----------------|--------------|--------------|------------|--------------|--------------|
| CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9E |
| bit 7 | | | | · | | <u> </u> | b |
| CSRC: Clo | ock Source S | elect bit | | | | | |
| Asynchron Don't care | | | | | | | |
| | <u>us mode:</u> mode (clock node (clock | | | om BRG) | | | |
| TX9: 9-bit | Transmit Ena | able bit | | | | | |
| | s 9-bit transn s 8-bit transn | | | | | | |
| TXEN: Tra | nsmit Enable | e bit | | | | | |
| 1 = Transn 0 = Transn | nit enabled nit disabled | | | | | | |
| Note: | SREN/CRE | N overrides | STXEN in S | ync mode. | | | |
| SYNC: EU | SART Mode | Select bit | | | | | |
| | ronous mode nronous mod | | | | | | |
| SENDB: S | end Break C | haracter bit | t | | | | |
| | <u>ous mode:</u> Sync Break o Break transm | | | eared by har | dware upon | completion) | |
| Synchrono Don't care | | | | | | | |
| BRGH: Hig | gh Baud Rate | e Select bit | | | | | |
| Asynchron 1 = High s 0 = Low sp | peed | | | | | | |
| Synchrono Unused in | us mode: | | | | | | |
| TRMT: Tra 1 = TSR en 0 = TSR fu | | Register Stat | tus bit | | | | |
| | bit of Transn | nit Data | | | | | |
| Can be ad | dress/data bi | it or a parity | bit. | | | | |
| Legend: | | | | | | | |
| R = Reada | hla hit | W = V | Vritable bit | LI = LInin | nlemented | bit, read as | ۰ ∩ ٬ |

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

REGISTER

x = Bit is unknown

| REGISTER 19-2: | EGISTER 19-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER | | | | | | | | | | |
|----------------|--|---|-----------------|----------------|--------------|---------------|--------------|--------------|--|--|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x | | | |
| | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| bit 7 | | ial Dart Enal | bla bit | | | | | | | | |
| bit 7 | | ial Port Enal | | DV/DT and | TV/CK pipe | an norial pa | rt nina) | | | | |
| | | = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) = Serial port disabled (held in Reset) | | | | | | | | | |
| bit 6 | RX9: 9-bit | RX9: 9-bit Receive Enable bit | | | | | | | | | |
| | | 1 = Selects 9-bit reception 0 = Selects 8-bit reception SREN: Single Receive Enable bit | | | | | | | | | |
| bit 5 | SREN: Sin | | | | | | | | | | |
| | Asynchronous mode: Don't care. | | | | | | | | | | |
| | Synchrono | us mode – N | /laster: | | | | | | | | |
| | | s single rece | | | | | | | | | |
| | | es single rec | | | | | | | | | |
| | | leared after | - | complete. | | | | | | | |
| | Don't care. | <u>us mode – S</u> | <u>slave:</u> | | | | | | | | |
| bit 4 | | ntinuous Re | ceive Enable | e bit | | | | | | | |
| | Asynchron | | | | | | | | | | |
| | 1 = Enable | | | | | | | | | | |
| | 0 = Disable | es receiver | | | | | | | | | |
| | Synchrono | | · · · · · | | ODEN | | | | | | |
| | | s continuous es continuou | | til enable bit | CREN is cle | eared (CREI | N overrides | SREN) | | | |
| bit 3 | | ddress Dete | | t | | | | | | | |
| bit o | | ous mode 9- | | | | | | | | | |
| | | | | | upt and load | s the receiv | e buffer whe | en RSR<8> | | | |
| | 0 = Disabl | es address o | detection, all | bytes are r | eceived and | ninth bit car | n be used as | s parity bit | | | |
| | | ous mode 9- | bit (RX9 = 0 | <u>):</u> | | | | | | | |
| | Don't care. | | | | | | | | | | |
| bit 2 | | ming Error b | | | | | | | | | |
| | 1 = Framin 0 = No fran | | be updated | by reading | RCREG regi | ster and rec | eiving next | valid byte) | | | |
| bit 1 | OERR: OV | errun Error b | bit | | | | | | | | |
| | | n error (can | be cleared b | by clearing b | oit CREN) | | | | | | |
| | 0 = No ove | | | | | | | | | | |
| bit 0 | | bit of Receiv | | | | | C | | | | |
| | I his can be | e address/da | ata bit or a pa | arity bit and | must be cal | culated by u | ser tirmware | 9. | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | U = Unin | plemented | bit, read as | '0' | | | |
| | -n = Value | | '1' = B | it is set | | s cleared | x = Bit is u | | | | |
| | | | 1 – D | | | | | | | | |

| REGISTER 19-3: | BAUDCON | I: BAUD F | RATE CON | TROL REC | SISTER | | | | | | |
|--|--|---|-----------------|-------------|----------|------------|--------------|-------|--|--|--|
| | R/W-0 | R-1 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
| | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | — | WUE | ABDEN | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7 | | ABDOVF: Auto-Baud Acquisition Rollover Status bit | | | | | | | | | |
| | 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software) | | | | | | | | | | |
| | 0 = No BRG rollover has occurred | | | | | | | | | | |
| bit 6 | RCIDL: Re | RCIDL: Receive Operation Idle Status bit | | | | | | | | | |
| | 1 = Receive operation is Idle0 = Receive operation is active | | | | | | | | | | |
| bit 5 | RXDTP : Re | eceived Data | a Polarity Se | elect bit | | | | | | | |
| | Asynchronous mode: 1 = Receive data (RX) is inverted (active-low) 0 = Receive data (RX) is not inverted (active-high) | | | | | | | | | | |
| | <u>Synchronou</u> No affect. | <u>us mode:</u> | | | | | | | | | |
| bit 4 | TXCKP: Cle | ock and Dat | ta Polarity S | elect bit | | | | | | | |
| | Asynchronous mode: 1 = Idle state for transmit (TX) is a low level | | | | | | | | | | |
| | 0 = Idle state for transmit (TX) is a high level Synchronous mode: | | | | | | | | | | |
| | 1 = Idle state for clock (CK) is a high level 0 = Idle state for clock (CK) is a low level | | | | | | | | | | |
| bit 3 | BRG16 : 16 | -bit Baud R | ate Register | Enable bit | | | | | | | |
| | 1 = 16-bit Baud Rate Generator – SPBRGH and SPBRG 0 = 8-bit Baud Rate Generator – SPBRG only (Compatible mode), SPBRGH value ignore | | | | | | | | | | |
| bit 2 | Unimpleme | ented: Rea | d as '0' | | | | | | | | |
| bit 1 | WUE: Wake | e-up Enable | e bit | | | | | | | | |
| | <u>Asynchronous mode:</u> 1 = EUSART will continue to sample the RX pin – interrupt generated on falling edge cleared in hardware on following rising edge 0 = RX pin not monitored or rising edge detected <u>Synchronous mode:</u> Unused in this mode. | | | | | | | | | | |
| bit 0 ABDEN : Auto-Baud Detect Enable bit | | | | | | | | | | | |
| | Asynchronous mode: 1 = Enable baud rate measurement on the next character. Requires reception of a Sync (55h); cleared in hardware upon completion 0 = Baud rate measurement disabled or completed Synchronous mode: | | | | | | | | | | |
| | Unused in t | | | | | | | | | | |
| | | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Readal | ole bit | W = W | ritable bit | U = Unin | nplemented | bit, read as | ʻ0' | | | |

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

19.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 19-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 19-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 19-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 19-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

| Note: A BRG value of 0 is not supported. | |
|---|--|
|---|--|

19.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

19.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin when SYNC is clear or when BRG16 and BRGH are both not set. The data on the RX pin is sampled once when SYNC is set or when BRGH16 and BRGH are both set.

| Configuration Bits | | its | | Roud Rote Formula | | |
|--------------------|-------|------|---------------------|-------------------|--|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Mode | Baud Rate Formula | | |
| 0 | 0 | 0 | 8-bit/Asynchronous | Fosc/[64 (n + 1)] | | |
| 0 | 0 | 1 | 8-bit/Asynchronous | | | |
| 0 | 1 | 0 | 16-bit/Asynchronous | Fosc/[16 (n + 1)] | | |
| 0 | 1 | 1 | 16-bit/Asynchronous | | | |
| 1 | 0 | х | 8-bit/Synchronous | Fosc/[4 (n + 1)] | | |
| 1 | 1 | х | 16-bit/Synchronous | | | |

TABLE 19-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 19-1: CALCULATING BAUD RATE ERROR

| For a device with FOSC | of 1 | 6 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: |
|------------------------|------|---|
| Desired Baud Rate | = | Fosc/(64 ([SPBRGH:SPBRG] + 1)) |
| Solving for SPBRGH:S | PBI | RG: |
| Х | = | ((FOSC/Desired Baud Rate)/64) – 1 |
| | = | ((16000000/9600)/64) - 1 |
| | = | [25.042] = 25 |
| Calculated Baud Rate | = | 1600000/(64 (25 + 1)) |
| | = | 9615 |
| Error | = | (Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate |
| | = | (9615 - 9600)/9600 = 0.16% |
| | | |

TABLE 19-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|---------|--|--|-------|-------|-------|-------|-------|-------|-------------------------|--|
| TXSTA | A CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D | | | | | | | | 57 | |
| RCSTA | SPEN RX9 SREN CREN ADDEN FERR OERR RX9D | | | | | | | | 57 | |
| BAUDCON | ABDOVF | ABDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN | | | | | | | | |
| SPBRGH | EUSART B | 57 | | | | | | | | |
| SPBRG | SPBRG EUSART Baud Rate Generator Register Low Byte | | | | | | | | | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

| | | | | | SYNC | = 0, BRGH | I = 0, BRG | G16 = 0 | | | | |
|--------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD RATE | Fosc | = 40.000 |) MHz | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | _ | | | | | | _ | | _ | _ | | |
| 1.2 | — | _ | _ | 1.221 | 1.73 | 255 | 1.202 | 0.16 | 129 | 1.201 | -0.16 | 103 |
| 2.4 | 2.441 | 1.73 | 255 | 2.404 | 0.16 | 129 | 2.404 | 0.16 | 64 | 2.403 | -0.16 | 51 |
| 9.6 | 9.615 | 0.16 | 64 | 9.766 | 1.73 | 31 | 9.766 | 1.73 | 15 | 9.615 | -0.16 | 12 |
| 19.2 | 19.531 | 1.73 | 31 | 19.531 | 1.73 | 15 | 19.531 | 1.73 | 7 | _ | _ | _ |
| 57.6 | 56.818 | -1.36 | 10 | 62.500 | 8.51 | 4 | 52.083 | -9.58 | 2 | — | _ | _ |
| 115.2 | 125.000 | 8.51 | 4 | 104.167 | -9.58 | 2 | 78.125 | -32.18 | 1 | — | _ | — |

TABLE 19-3: BAUD RATES FOR ASYNCHRONOUS MODES

| | | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | |
|--------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|
| BAUD RATE | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | | | | |
| 0.3 | 0.300 | 0.16 | 207 | 0.300 | -0.16 | 103 | 0.300 | -0.16 | 51 | | | | |
| 1.2 | 1.202 | 0.16 | 51 | 1.201 | -0.16 | 25 | 1.201 | -0.16 | 12 | | | | |
| 2.4 | 2.404 | 0.16 | 25 | 2.403 | -0.16 | 12 | — | _ | _ | | | | |
| 9.6 | 8.929 | -6.99 | 6 | — | _ | _ | — | _ | _ | | | | |
| 19.2 | 20.833 | 8.51 | 2 | — | _ | _ | — | _ | _ | | | | |
| 57.6 | 62.500 | 8.51 | 0 | — | _ | _ | — | _ | _ | | | | |
| 115.2 | 62.500 | -45.75 | 0 | _ | | _ | _ | — | | | | | |

| | | | | | SYNC | = 0, BRGH | l = 1, BRG | 1 6 = 0 | | | | | |
|--------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|------------------|-----------------------------|--|
| BAUD RATE | Fosc | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | _ | _ | _ | — | _ | _ | | | _ | | _ | _ | |
| 1.2 | — | _ | _ | — | _ | _ | — | _ | — | — | _ | — | |
| 2.4 | — | _ | _ | — | _ | _ | 2.441 | 1.73 | 255 | 2.403 | -0.16 | 207 | |
| 9.6 | 9.766 | 1.73 | 255 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 | |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 | |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 | |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | _ | _ | |

| | | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | |
|--------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|
| BAUD RATE | Foso | = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | | | | |
| 0.3 | _ | | _ | _ | | _ | 0.300 | -0.16 | 207 | | | | |
| 1.2 | 1.202 | 0.16 | 207 | 1.201 | -0.16 | 103 | 1.201 | -0.16 | 51 | | | | |
| 2.4 | 2.404 | 0.16 | 103 | 2.403 | -0.16 | 51 | 2.403 | -0.16 | 25 | | | | |
| 9.6 | 9.615 | 0.16 | 25 | 9.615 | -0.16 | 12 | _ | _ | _ | | | | |
| 19.2 | 19.231 | 0.16 | 12 | _ | _ | _ | _ | _ | _ | | | | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | | | | |
| 115.2 | 125.000 | 8.51 | 1 | _ | — | — | _ | | — | | | | |

© 2009 Microchip Technology Inc.

| | | | | | SYNC | = 0, BRGH | i = 0, BRG | 16 = 1 | | | | |
|--------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD RATE | Fosc | = 40.000 |) MHz | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 8332 | 0.300 | 0.02 | 4165 | 0.300 | 0.02 | 2082 | 0.300 | -0.04 | 1665 |
| 1.2 | 1.200 | 0.02 | 2082 | 1.200 | -0.03 | 1041 | 1.200 | -0.03 | 520 | 1.201 | -0.16 | 415 |
| 2.4 | 2.402 | 0.06 | 1040 | 2.399 | -0.03 | 520 | 2.404 | 0.16 | 259 | 2.403 | -0.16 | 207 |
| 9.6 | 9.615 | 0.16 | 259 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | — | _ | _ |

| TABLE 19-3: | BAUD RATES FOR ASYNCHRONOUS MODES (| CONTINUED) | |
|-------------|--|------------|--|
| | | | |

| | | | S | YNC = 0, E | BRGH = (|), BRG16 = | 1 | | | |
|-------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD | Foso | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.04 | 832 | 0.300 | -0.16 | 415 | 0.300 | -0.16 | 207 | |
| 1.2 | 1.202 | 0.16 | 207 | 1.201 | -0.16 | 103 | 1.201 | -0.16 | 51 | |
| 2.4 | 2.404 | 0.16 | 103 | 2.403 | -0.16 | 51 | 2.403 | -0.16 | 25 | |
| 9.6 | 9.615 | 0.16 | 25 | 9.615 | -0.16 | 12 | — | _ | _ | |
| 19.2 | 19.231 | 0.16 | 12 | — | _ | _ | — | _ | _ | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | |
| 115.2 | 125.000 | 8.51 | 1 | — | — | _ | — | _ | _ | |

| | | | | SYNC = 0, | BRGH = | = 1, BRG16 | = 1 or SY | NC = 1, | BRG16 = 1 | | | | |
|--------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|-------------------|-----------------------------|-----------------------|------------------|-----------------------------|--|
| BAUD RATE | Fosc | Fosc = 40.000 MHz | | | Fosc = 20.000 MHz | | | Fosc = 10.000 MHz | | | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.00 | 33332 | 0.300 | 0.00 | 16665 | 0.300 | 0.00 | 8332 | 0.300 | -0.01 | 6665 | |
| 1.2 | 1.200 | 0.00 | 8332 | 1.200 | 0.02 | 4165 | 1.200 | 0.02 | 2082 | 1.200 | -0.04 | 1665 | |
| 2.4 | 2.400 | 0.02 | 4165 | 2.400 | 0.02 | 2082 | 2.402 | 0.06 | 1040 | 2.400 | -0.04 | 832 | |
| 9.6 | 9.606 | 0.06 | 1040 | 9.596 | -0.03 | 520 | 9.615 | 0.16 | 259 | 9.615 | -0.16 | 207 | |
| 19.2 | 19.193 | -0.03 | 520 | 19.231 | 0.16 | 259 | 19.231 | 0.16 | 129 | 19.230 | -0.16 | 103 | |
| 57.6 | 57.803 | 0.35 | 172 | 57.471 | -0.22 | 86 | 58.140 | 0.94 | 42 | 57.142 | 0.79 | 34 | |
| 115.2 | 114.943 | -0.22 | 86 | 116.279 | 0.94 | 42 | 113.636 | -1.36 | 21 | 117.647 | -2.12 | 16 | |

| | | SYN | IC = 0, BR(| GH = 1, BF | RG16 = 1 | or SYNC = | : 1, BRG1 | 6 = 1 | | |
|--------------|-----------------------|------------|-----------------------------|-----------------------|-----------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD RATE | Fos | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.01 | 3332 | 0.300 | -0.04 | 1665 | 0.300 | -0.04 | 832 | |
| 1.2 | 1.200 | 0.04 | 832 | 1.201 | -0.16 | 415 | 1.201 | -0.16 | 207 | |
| 2.4 | 2.404 | 0.16 | 415 | 2.403 | -0.16 | 207 | 2.403 | -0.16 | 103 | |
| 9.6 | 9.615 | 0.16 | 103 | 9.615 | -0.16 | 51 | 9.615 | -0.16 | 25 | |
| 19.2 | 19.231 | 0.16 | 51 | 19.230 | -0.16 | 25 | 19.230 | -0.16 | 12 | |
| 57.6 | 58.824 | 2.12 | 16 | 55.555 | 3.55 | 8 | — | _ | _ | |
| 115.2 | 111.111 | -3.55 | 8 | — | — | — | — | — | — | |

19.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 19-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN/J2602 bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 19-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock can be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG1 and SPBRGH1 as a 16-bit counter This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 19-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
 - **3:** To maximize the baud rate range, it is recommended to set the BRG16 bit if the auto-baud feature is used.

TABLE 19-4:BRG COUNTERCLOCK RATES


| BRG16 | BRGH | BRG Counter Clock |
|-------|------|-------------------|
| 0 | 0 | Fosc/512 |
| 0 | 1 | Fosc/128 |
| 1 | 0 | Fosc/128 |
| 1 | 1 | Fosc/32 |

19.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

| | | · | | |
|-------------------------|---------------|-----------------------|---|-----------------------|
| BRG Value | XXXXh | 0000h | <u> </u> | 001Ch |
| RX pin | | Start | -Edge #1 -Edge #2 -Edge #3 Edge #4 Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 | – Edge #5 Stop Bit |
| BRG Clock | | | | |
| ABDEN bit | Set by User — | , , , | | Auto-Cleared |
| RCIF bit (Interrupt) | | 1 1 1 1 | | |
| Read RCREG | | , , , , , | | |
| SPBRG | | ı | xxxxh X | 1Ch |
| SPBRGH | | | XXXXh | 00h |

FIGURE 19-2: BRG OVERFLOW SEQUENCE



19.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

The TXCKP (BAUDCON<4>) and RXDTP (BAUDCON<5>) bits allow the TX and RX signals to be inverted (polarity reversed). Devices that buffer signals between TTL and RS-232 levels also invert the signal. Setting the TXCKP and RXDTP bits allows for the use of circuits that provide buffering without inverting the signal.

In Asynchronous mode, clock polarity is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as Iow. Data polarity is selected with the RXDTP bit (BAUDCON<5>). Setting RXDTP inverts data on RX, while clearing the bit has no affect on received data.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Break signal
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection
- · Pin State Polarity

19.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 19-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

The TXCKP bit (BAUDCON<4>) allows the TX signal to be inverted (polarity reversed). Devices that buffer signals from TTL to RS-232 levels also invert the signal (when TTL = 1, RS-232 = negative). Inverting the polarity of the TX pin data by setting the TXCKP bit allows for use of circuits that provide buffering without inverting the signal.

Note 1: The TSR register is not mapped in data memory so it is not available to the user.2: Flag bit TXIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If the signal from the TX pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are desired, set enable bit, TXIE.
- 5. If 9-bit transmission is desired, set transmit bit, TX9; can be used as address/data bit.
- 6. Enable the transmission by setting bit, TXEN, which will also set bit, TXIF.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 8. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 19-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 19-4: ASYNCHRONOUS TRANSMISSION, TXCKP = 0 (TX NOT INVERTED)





FIGURE 19-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK), TXCKP = 0 (TX NOT INVERTED)



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | |
|---------|----------------------|---|--------|--------|-------|--------|--------|--------|----------------------------|--|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 | | |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 | | |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 | | |
| TXREG | EUSART T | ransmit Reg | ister | | | | | | 57 | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 | | |
| BAUDCON | ABDOVF | ABDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN | | | | | | | | | |
| SPBRGH | EUSART B | EUSART Baud Rate Generator Register High Byte | | | | | | | | | |
| SPBRG | EUSART B | EUSART Baud Rate Generator Register Low Byte | | | | | | | | | |

TABLE 19-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

19.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 19-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

The RXDTP bit (BAUDCON<5>) allows the RX signal to be inverted (polarity reversed). Devices that buffer signals from RS-232 to TTL levels also perform an inversion of the signal (when RS-232 = positive, TTL = 0). Inverting the polarity of the RX pin data by setting the RXDTP bit allows for the use of circuits that provide buffering without inverting the signal.

To set up an Asynchronous Reception:


- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If the signal at the RX pin is to be inverted, set the RXDTP bit.
- 4. If interrupts are desired, set enable bit, RCIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. Enable the reception by setting bit, CREN.
- 7. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing enable bit, CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

19.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If the signal at the RX pin is to be inverted, set the RXDTP bit. If the signal from the TX pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 5. Set the RX9 bit to enable 9-bit reception.
- 6. Set the ADDEN bit to enable address detect.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 9. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 10. Read RCREG to determine if the device is being addressed.
- 11. If any error occurred, clear the CREN bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 19-6: EUSART RECEIVE BLOCK DIAGRAM





| RX (pin) | Start bit bit 0 bit 1 5 bit 7/8 Stop bit | bit 0 S Vbit 7/8 Stop bit | Start Stop bit 7/8 Stop bit |
|---------------------------------|---|---------------------------|-----------------------------|
| Rcv Shift Reg | | | |
| Read Rcv Buffer Reg RCREG | S RCREG | | <u></u> |
| RCIF (Interrupt Flag) | <u></u> | <u>_</u> | <u>_</u> |
| OERR bit | <u>_</u> | <u> </u> | |
| CREN | ŚŚ | | <u>_</u> |

Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word causing the OERR (overrun) bit to be set.

| | | | OUNTED | | | | | 1 | 1 | |
|---------|----------------------|---|--------|--------|-------|--------|--------|--------|----------------------------|--|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 | |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 | |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 | |
| RCREG | EUSART F | Receive Regis | ster | | | | | | 57 | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 | |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | — | WUE | ABDEN | 57 | |
| SPBRGH | EUSART E | SART Baud Rate Generator Register High Byte | | | | | | | | |
| SPBRG | EUSART E | SART Baud Rate Generator Register Low Byte | | | | | | | | |
| 1 | | | | | | | | | | |

 TABLE 19-6:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

19.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 19-8) and asynchronously, if the device is in Sleep mode (Figure 19-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

19.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for the LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

19.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.







FIGURE 19-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



19.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 19-10 for the timing of the Break character sequence.

19.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

19.2.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 19.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.

FIGURE 19-10: SEND BREAK CHARACTER SEQUENCE



19.3 EUSART Synchronous Master Mode

The Master mode indicates that the processor transmits the master clock on the CK line. The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line.

Clock polarity (CK) is selected with the TXCKP bit (BAUDCON<4>). Setting TXCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low.

19.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 19-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 4. If interrupts are desired, set enable bit, TXIE.
- 5. If 9-bit transmission is desired, set bit, TX9.
- 6. Enable the transmission by setting bit, TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 8. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 19-11: SYNCHRONOUS TRANSMISSION




FIGURE 19-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 19-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|---------|----------------------|---|-------------|------------|-------|--------|--------|--------|----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 | |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 | |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 | |
| TXREG | EUSART T | ransmit Reg | ister | | | | | | 57 | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 | |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | — | WUE | ABDEN | 57 | |
| SPBRGH | EUSART E | EUSART Baud Rate Generator Register High Byte | | | | | | | | |
| SPBRG | EUSART E | Baud Rate G | enerator Re | gister Low | Byte | | | | 57 | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

19.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. Ensure bits, CREN and SREN, are clear.

- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 5. If interrupts are desired, set enable bit, RCIE.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If any error occurred, clear the error by clearing bit, CREN.
- 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




TABLE 19-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|---------|----------------------|--|--------|--------|------------|-------------|------------|-------------|-------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 |
| RCREG | EUSART R | eceive Regi | ster | | | | | | 57 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | | WUE | ABDEN | 57 |
| SPBRGH | EUSART B | JSART Baud Rate Generator Register High Byte | | | | | | | |
| SPBRG | EUSART B | JSART Baud Rate Generator Register Low Byte | | | | | | | |
| Logond: | | monted rea | | | oro pot us | ad for aver | bronoulo m | actor rocon | tion |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

19.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any power-managed mode.

19.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 5. If 9-bit transmission is desired, set bit, TX9.
- 6. Enable the transmission by setting enable bit, TXEN.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 8. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| IADEE 13-3 | | | | | | | | | | | |
|------------|----------------------|--|-------------|--------------|-------|--------|--------|--------|----------------------------|--|--|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 | | |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 | | |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 | | |
| TXREG | EUSART T | ransmit Regi | ister | | | | | | 57 | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 | | |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | — | WUE | ABDEN | 57 | | |
| SPBRGH | EUSART E | USART Baud Rate Generator Register High Byte | | | | | | | | | |
| SPBRG | EUSART E | Baud Rate Ge | enerator Re | gister Low I | Byte | | | | 57 | | |
| | | | | | | | | | | | |

TABLE 19-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

19.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the lowpower mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If the signal from the CK pin is to be inverted, set the TXCKP bit.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. To enable reception, set enable bit, CREN.
- Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | |
|---------|----------------------|--|-------------|--------------|-------|--------|--------|--------|----------------------------|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 | |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 | |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 | |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 57 | |
| RCREG | EUSART F | Receive Regi | ster | | | | | | 57 | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 57 | |
| BAUDCON | ABDOVF | RCIDL | RXDTP | TXCKP | BRG16 | — | WUE | ABDEN | 57 | |
| SPBRGH | EUSART E | USART Baud Rate Generator Register High Byte | | | | | | | | |
| SPBRG | EUSART E | aud Rate G | enerator Re | gister Low I | Byte | | | | 57 | |

TABLE 19-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

20.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|-------|-----|-------|-------|-------|-------|---------|-------|--|
| _ | _ | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | |
| bit 7 | | | | | | | bit 0 | |

- bit 7-6 **Unimplemented:** Read as '0'
- bit 5-2 CHS<3:0>: Analog Channel Select bits
 - 0000 = Channel 0 (AN0)
 - 0001 = Channel 1 (AN1)
 - 0010 = Channel 2 (AN2)
 - 0011 = Channel 3 (AN3)
 - 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)^(1,2)
 - 0110 =Channel 6 (AN6)^(1,2)
 - $0111 = Channel 7 (AN7)^{(1,2)}$
 - 1000 = Channel 8 (AN8)
 - 1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9)
 - 1010 = Channel 10 (AN10)
 - 1011 = Channel 11 (AN11)
 - 1100 = Channel 12 (AN12)
 - $1100 = Unimplemented^{(2)}$
 - 1110 = Unimplemented⁽²⁾
 - 1111 = Unimplemented⁽²⁾
 - Note 1: These channels are not implemented on 28-pin devices.
 - **2:** Performing a conversion on unimplemented channels will return a floating input measurement.
- bit 1 GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 ⁽¹⁾ | R/W ⁽¹⁾ | R/W ⁽¹⁾ | R/W ⁽¹⁾ |
|-------|-----|-------|-------|----------------------|--------------------|--------------------|--------------------|
| | — | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

- bit 7-6 Unimplemented: Read as '0'
- bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source) 1 = VREF- (AN2)

0 = Vss

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source) 1 = VREF+ (AN3)

0 = VDD

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

| PCFG<3:0> | AN12 | AN11 | AN10 | AN9 | AN8 | AN7⁽²⁾ | AN6 ⁽²⁾ | AN5 ⁽²⁾ | AN4 | AN3 | AN2 | AN1 | ANO |
|---------------------|------|------|------|-----|-----|--------------------------|--------------------|--------------------|-----|-----|-----|-----|-----|
| ₀₀₀₀ (1) | А | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0001 | А | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0010 | Α | Α | Α | Α | Α | Α | Α | Α | Α | А | Α | Α | Α |
| 0011 | D | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0100 | D | D | Α | Α | А | Α | Α | Α | Α | Α | Α | Α | Α |
| 0101 | D | D | D | Α | А | Α | Α | Α | Α | Α | Α | Α | Α |
| 0110 | D | D | D | D | А | Α | Α | Α | А | А | Α | Α | Α |
| 0111 (1) | D | D | D | D | D | Α | Α | Α | А | А | А | А | А |
| 1000 | D | D | D | D | D | D | Α | Α | Α | А | Α | Α | Α |
| 1001 | D | D | D | D | D | D | D | Α | Α | Α | Α | Α | Α |
| 1010 | D | D | D | D | D | D | D | D | Α | Α | Α | Α | Α |
| 1011 | D | D | D | D | D | D | D | D | D | Α | Α | Α | Α |
| 1100 | D | D | D | D | D | D | D | D | D | D | Α | Α | Α |
| 1101 | D | D | D | D | D | D | D | D | D | D | D | Α | Α |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | D | Α |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D | D |

A = Analog input

D = Digital I/O

- **Note 1:** The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
 - 2: AN5 through AN7 are available only on 40/44-pin devices.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| REGISTER 20-3: | ADCON2: | A/D CONT | ROL REG | ISTER 2 | | | | | |
|----------------|--|-------------|------------------------------|-------------|---------------|--------------|----------------|------------|--|
| | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | ADFM | _ | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | |
| | bit 7 | | | | | | | bit 0 | |
| bit 7 | ADFM: A/D | Result For | mat Select b | bit | | | | | |
| | 1 = Right ju 0 = Left jus | | | | | | | | |
| bit 6 | Unimplem | ented: Read | d as '0' | | | | | | |
| bit 5-3 | ACQT<2:0 | >: A/D Acqu | isition Time | Select bits | | | | | |
| | $111 = 20 \text{ TAD}$ $110 = 16 \text{ TAD}$ $101 = 12 \text{ TAD}$ $100 = 8 \text{ TAD}$ $011 = 6 \text{ TAD}$ $010 = 4 \text{ TAD}$ $001 = 2 \text{ TAD}$ $000 = 0 \text{ TAD}^{(1)}$ | | | | | | | | |
| bit 2-0 | ADCS<2:0>: A/D Conversion Clock Select bits 111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 110 = Fosc/64 101 = Fosc/16 100 = Fosc/4 011 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾ 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2 Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is | | | | | | | | |
| | Lagand | | re the A/D c ting a conve | | his allows th | ne SLEEP in: | struction to b | e executed | |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented b | it, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 20-1.




FIGURE 20-1: A/D BLOCK DIAGRAM

The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 20.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)


5. Wait for A/D conversion to complete, by either:

• Polling for the GO/DONE bit to be cleared OR

• Waiting for the A/D interrupt

- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 20-2: A/D TRANSFER FUNCTION






FIGURE 20-3: ANALOG INPUT MODEL

20.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

| Note: | When | the | conversion | is | started, | the | | |
|-------|--|-----|------------|----|----------|-----|--|--|
| | holding capacitor is disconnected from the | | | | | | | |
| | input p | in. | | | | | | |

To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 20-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

| CHOLD | = | 25 pF |
|------------------|--------|----------------------------------|
| Rs | = | 2.5 kΩ |
| Conversion Error | \leq | 1/2 LSb |
| Vdd | = | $5V \rightarrow Rss = 2 k\Omega$ |
| Temperature | = | 85°C (system max.) |

EQUATION 20-1: ACQUISITION TIME

| TACQ | = | Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient | |
|------|---|---|--|
| : | = | TAMP + TC + TCOFF | |

EQUATION 20-2: A/D MINIMUM CHARGING TIME

| or TC = -(CHOLD)(RIC + RSS + RS) $\ln(1/2048)$ | VHOLD | = | $(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$ |
|---|-------|---|--|
| | | = | -(CHOLD)(RIC + RSS + RS) ln(1/2048) |

EQUATION 20-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

| TACQ | = | TAMP + TC + TCOFF |
|---------|---------|---|
| TAMP | = | 0.2 μs |
| TCOFF | = | (Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs |
| Tempera | ature c | oefficient is only required for temperatures $> 25^{\circ}$ C. Below 25° C, TCOFF = 0 ms. |
| ТС | = | -(Chold)(Ric + Rss + Rs) ln(1/2047) -(25 pF) (1 k Ω + 2 k Ω + 2.5 k Ω) ln(0.0004883) 1.05 μ s |
| TACQ | = | 0.2 μs + 1 μs + 1.2 μs 2.4 μs |

20.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT<2:0> bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

20.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 20-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

| AD Clock So | urce (TAD) | Maximum Device Frequency | | | |
|-------------------|------------|--------------------------|---------------------------------|--|--|
| Operation | ADCS<2:0> | PIC18F2X21/4X21 | PIC18LF2X21/4X21 ⁽⁴⁾ | | |
| 2 Tosc | 000 | 2.86 MHz | 1.43 kHz | | |
| 4 Tosc | 100 | 5.71 MHz | 2.86 MHz | | |
| 8 Tosc | 001 | 11.43 MHz | 5.72 MHz | | |
| 16 Tosc | 101 | 22.86 MHz | 11.43 MHz | | |
| 32 Tosc | 010 | 40.0 MHz | 22.86 MHz | | |
| 64 Tosc | 110 | 40.0 MHz | 22.86 MHz | | |
| RC ⁽³⁾ | x11 | 1.00 MHz ⁽¹⁾ | 1.00 MHz ⁽²⁾ | | |

TABLE 20-1: TAD VS. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of $1.2 \ \mu$ s.

2: The RC source has a typical TAD time of 2.5 μ s.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

20.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If bits ACQT<2:0> are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

20.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset.

20.6 A/D Conversions

Figure 20-4 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 20-5 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT<2:0> bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

| Note: | The GO/DONE bit should NOT be set in |
|-------|---|
| | the same instruction that turns on the A/D. |

20.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 20-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 20-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



20.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------------------|--|-----------------------|----------|----------------|--------------------|--------------------|--------------------|--------------------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR1 | PSPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 58 |
| PIE1 | PSPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 58 |
| IPR1 | PSPIP ⁽¹⁾ | ADIP | RCIP | TXIP | SSPIP | CCP1IP | TMR2IP | TMR1IP | 58 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| ADRESH | A/D Result Register High Byte | | | | | | | | 57 |
| ADRESL | A/D Result Register Low Byte | | | | | | | | 57 |
| ADCON0 | _ | _ | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 57 |
| ADCON1 | _ | _ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 57 |
| ADCON2 | ADFM | _ | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 | 57 |
| PORTA | RA7 ⁽²⁾ | RA6 ⁽²⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 58 |
| TRISA | TRISA7 ⁽²⁾ | TRISA6 ⁽²⁾ | PORTA Da | ta Direction (| Control Reg | ister | | | 58 |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | 58 |
| TRISB | PORTB Data Direction Control Register | | | | | | | | 58 |
| LATB | PORTB Data Latch Register (Read and Write to Data Latch) | | | | | | | | 58 |
| PORTE | | _ | _ | | RE3 ⁽³⁾ | RE2 ⁽¹⁾ | RE1 ⁽¹⁾ | RE0 ⁽¹⁾ | 58 |
| TRISE ⁽¹⁾ | IBF | OBF | IBOV | PSPMODE | | TRISE2 | TRISE1 | TRISE0 | 58 |
| LATE ⁽¹⁾ | | | | | | PORTE Da | ata Latch Re | gister | 58 |

TABLE 20-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are unimplemented on 28-pin devices and are read as '0'.

2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

21.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see Section 22.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. The CMCON register (Register 21-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 21-1.

REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 |
| bit 7 | | | | | | | bit 0 |


bit 7 C2OUT: Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN+ > C2 VIN-0 = C2 VIN + < C2 VIN -When C2INV = 1: 1 = C2 VIN + < C2 VIN -0 = C2 VIN+ > C2 VINbit 6 C1OUT: Comparator 1 Output bit When C1INV = 0: 1 = C1 VIN+ > C1 VIN-0 = C1 VIN + < C1 VIN -When C1INV = 1: 1 = C1 VIN + < C1 VIN -0 = C1 VIN + > C1 VIN bit 5 C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted bit 4 C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted bit 3 CIS: Comparator Input Switch bit When CM<2:0> = 110: 1 = C1 VIN- connects to RA3/AN3/VREF+ C2 VIN- connects to RA2/AN2/VREF-/CVREF 0 = C1 VIN- connects to RA0/AN0 C2 VIN- connects to RA1/AN1 bit 2-0 CM<2:0>: Comparator Mode bits Figure 21-1 shows the Comparator modes and the CM<2:0> bit settings. Legend:

21.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 21-1. Bits CM<2:0> of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the

comparator output level may not be valid for the specified mode change delay shown in **Section 27.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



21.2 Comparator Operation

A single comparator is shown in Figure 21-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 21-2 represent the uncertainty, due to input offsets and response time.

21.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 21-2).




FIGURE 21-2: SINGLE COMPARATOR

21.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator(s).

21.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 22.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM<2:0> = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

21.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 "Electrical Characteristics").

21.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 21-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 21-3: COMPARATOR OUTPUT BLOCK DIAGRAM



21.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | If a change in the CMCON register | | | | | | | |
|-------|--|--|--|--|--|--|--|--|
| | (C1OUT or C2OUT) should occur when a | | | | | | | |
| | read operation is being executed (start of | | | | | | | |
| | the Q2 cycle), then the CMIF (PIR2 | | | | | | | |
| | register) interrupt flag may not get set. | | | | | | | |

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

21.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM<2:0> = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

21.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM<2:0> = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG<3:0> bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

21.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 21-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 21-4: COMPARATOR ANALOG INPUT MODEL




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|-----------------------|--|--------------|------------|--------|--------|--------|----------------------------|
| CMCON | C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 57 |
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 57 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 58 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |
| PORTA | RA7 ⁽¹⁾ | RA6 ⁽¹⁾ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 58 |
| LATA | LATA7 ⁽¹⁾ | LATA6 ⁽¹⁾ | PORTA Data Latch Register (Read and Write to Data Latch) | | | | | | 58 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | PORTA Da | ta Direction | Control Re | gister | | | 58 |

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PORTA<7:6> and their direction and latch bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

22.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 22-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

22.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 22-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR<3:0>), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR<3:0>)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVRSRC x 1/4) + (((CVR<3:0>)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in **Section 27.0 "Electrical Characteristics"**).

REGISTER 22-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
|---|--|----------------------|---------|-------------|-------------|-----------|----------------|--------|--|--|--|
| | CVREN | CVROE ⁽¹⁾ | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | | |
| bit 7 | CVREN: Comparator Voltage Reference Enable bit | | | | | | | | | | |
| | 1 = CVREF circuit powered on 0 = CVREF circuit powered down | | | | | | | | | | |
| bit 6 | it 6 CVROE : Comparator VREF Output Enable bit ⁽¹⁾ | | | | | | | | | | |
| | 1 = CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin | | | | | | | | | | |
| | 0 = CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin | | | | | | | | | | |
| | Note 1: CVROE overrides the TRISA<2> bit setting. | | | | | | | | | | |
| bit 5 CVRR: Comparator VREF Range Selection bit | | | | | | | | | | | |
| | 1 = 0.00 CVRSRC to 0.667 CVRSRC, with CVRSRC/24 step size (low range) 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range) | | | | | | | | | | |
| bit 4 | CVRSS: Comparator VREF Source Selection bit | | | | | | | | | | |
| | 1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-) 0 = Comparator reference source, CVRSRC = VDD – VSS | | | | | | | | | | |
| bit 3-0 | CVR<3:0>: Comparator VREF Value Selection bits ($0 \le (CVR<3:0>) \le 15$) | | | | | | | | | | |
| | <u>When CVRR = 1:</u> CVREF = ((CVR<3:0>)/24) • (CVRSRC) | | | | | | | | | | |
| | When CVRR = 0: | | | | | | | | | | |
| | $CVREF = (CVRSRC/4) + ((CVR<3:0>)/32) \bullet (CVRSRC)$ | | | | | | | | | | |
| | | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | ble bit | W = W | ritable bit | | | bit, read as ' | 0' | | | |
| | -n = Value | at POR | '1' = B | it is set | '0' = Bit i | s cleared | x = Bit is u | nknown | | | |




FIGURE 22-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

22.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 22-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

22.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

22.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

22.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 22-2 shows an example buffering technique.

FIGURE 22-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|-----------------------|---------|-------|-------|-------|-------|-------|----------------------------|
| CVRCON | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 57 |
| CMCON | C2OUT | C10UT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 | 57 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | PORTA D | 58 | | | | | |

Legend: Shaded cells are not used with the comparator voltage reference.

Note 1: PORTA pins are enabled based on oscillator configuration.

NOTES:

23.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F2221/2321/4221/4321 family devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The High/Low-Voltage Detect Control register (Register 23-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 23-1.

REGISTER 23-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

| R/W-0 | U-0 | R-0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 |
|---------|-----|-------|--------|--------|--------|--------|--------|
| VDIRMAG | _ | IRVST | HLVDEN | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 |
| bit 7 | | | | | | | bit 0 |

| t 7 | VDIRMAG: Voltage Direction Magnitude Select bit | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| . / | | | | | | | | | |
| | 1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>) | | | | | | | | |
| | 0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>) | | | | | | | | |
| t 6 | Jnimplemented: Read as '0' | | | | | | | | |
| t 5 | IRVST: Internal Reference Voltage Stable Flag bit | | | | | | | | |
| | 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range | | | | | | | | |
| | 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled | | | | | | | | |
| t 4 | HLVDEN: High/Low-Voltage Detect Power Enable bit | | | | | | | | |
| | 1 = HLVD enabled | | | | | | | | |
| | 0 = HLVD disabled | | | | | | | | |
| t 3-0 | HLVDL<3:0>: Voltage Detection Limit bits | | | | | | | | |
| | 1111 = External analog input is used (input comes from the HLVDIN pin) | | | | | | | | |
| | 1110 = Maximum setting | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | 0000 = Minimum setting | | | | | | | | |
| | Note: See Table 27-4 in Section 27.0 "Electrical Characteristics" for the specifications. | | | | | | | | |
| | | | | | | | | | |
| | Logond | | | | | | | | |

| Legena: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |


The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set. The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

23.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit. The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL<3:0> are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





23.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL<3:0> bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

23.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.


23.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 23-2 or Figure 23-3.








23.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect a Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 23-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.

FIGURE 23-4:

TYPICAL LOW-VOLTAGE DETECT APPLICATION



23.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

23.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on Page |
|---------|----------|-----------|--------|--------|--------|--------|--------|--------|----------------------------|
| HLVDCON | VDIRMAG | | IRVST | HLVDEN | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 | 56 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 55 |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCLIF | HLVDIF | TMR3IF | CCP2IF | 58 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 58 |
| IPR2 | OSCFIP | CMIP | | EEIP | BCLIP | HLVDIP | TMR3IP | CCP2IP | 58 |

TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

NOTES:

24.0 SPECIAL FEATURES OF THE CPU

PIC18F2221/2321/4221/4321 family devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- · Two-Speed Start-up
- Code Protection
- ID Locations
- · In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2221/2321/4221/ 4321 family devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 7.5 "Writing to Flash Program Memory".

| File Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default/ Unprogrammed Value |
|-----------|-----------------------|-------|-------|--------|--------|--------|---------|--------|--------|-----------------------------------|
| 300001h | CONFIG1H | IESO | FCMEN | | — | FOSC3 | FOSC2 | FOSC1 | FOSC0 | 00 0111 |
| 300002h | CONFIG2L | — | _ | - | BORV1 | BORV0 | BOREN1 | BOREN0 | PWRTEN | 1 1111 |
| 300003h | CONFIG2H | — | — | | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN | 1 1111 |
| 300005h | CONFIG3H | MCLRE | _ | | _ | | LPT10SC | PBADEN | CCP2MX | 1011 |
| 300006h | CONFIG4L | DEBUG | XINST | BBSIZ1 | BBSIZ0 | r | LVP | — | STVREN | 1000 01-1 |
| 300008h | CONFIG5L | _ | _ | | _ | | _ | CP1 | CP0 | 11 |
| 300009h | CONFIG5H | CPD | CPB | | _ | | | | | 11 |
| 30000Ah | CONFIG6L | — | — | | _ | | | WRT1 | WRT0 | 11 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC | _ | | _ | | | 111 |
| 30000Ch | CONFIG7L | — | — | | _ | | | EBTR1 | EBTR0 | 11 |
| 30000Dh | CONFIG7H | — | EBTRB | _ | _ | _ | _ | | _ | -1 |
| 3FFFFEh | DEVID1 ⁽¹⁾ | DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 | ×××× ×××××(2) |
| 3FFFFFh | DEVID2 ⁽¹⁾ | DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | 0000 1100 |

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDs

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved, maintain as '0'. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F2221/4221 devices; maintain these bits set.

2: See Register 24-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

| REGISTER 24-1: | CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h) | | | | | | | | | |
|--|---|----------------------------|----------------------------|-------------|----------|------------|----------------|---------|--|--|
| | R/P-0 | R/P-0 | U-0 | U-0 | R/P-0 | R/P-1 | R/P-1 | R/P-1 | | |
| | IESO | FCMEN | _ | _ | FOSC3 | FOSC2 | FOSC1 | FOSC0 | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7 | 1 = Oscillat 0 = Oscillat | or Switchov or Switchov | er mode ena er mode dis | abled | it | | | | | |
| bit 6 | FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled | | | | | | | | | |
| bit 5-4 | Unimplemented: Read as '0' | | | | | | | | | |
| bit 3-0 | FOSC<3:0>: Oscillator Selection bits | | | | | | | | | |
| 11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6, port function on RA7 1000 = Internal oscillator block, port function on RA6 and RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0110 = HS oscillator, CLKO function on RA6 0100 = EXternal RC oscillator, CLKO function on RA6 011 = External RC oscillator, CLKO function on RA6 010 = XT oscillator 0000 = LP oscillator | | | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Readal | ole bit | P = Progra | ammable bit | U = Unin | nplemented | bit, read as ' | 0' | | |
| | -n = Value v | when device | e is unprogra | mmed | u = Unch | anged from | programme | d state | | |

| REGISTER 24-2: | CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h) | | | | | | | 002h) | | |
|----------------|---|--|---------------------------|-------------------------|----------------------|-----------------------|-----------------|-----------------------|--|--|
| | U-0 | U-0 | U-0 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | | |
| | _ | _ | _ | BORV1 ⁽¹⁾ | BORV0 ⁽¹⁾ | BOREN1 ⁽²⁾ | BOREN0(2) | PWRTEN ⁽²⁾ | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7-5 | Unimplem | nented: Re | ad as '0' | | | | | | | |
| bit 4-3 | BORV<1:0 | BORV<1:0>: Brown-out Reset Voltage bits ⁽¹⁾ 11 = Minimum setting | | | | | | | | |
| | 11 = Minin | | | | | | | | | |
| | • | | | | | | | | | |
| | • | | | | | | | | | |
| | 00 = Maxi i | mum settin | g | | | | | | | |
| bit 2-1 | BOREN<1 | I: 0>: Browr | n-out Rese | t Enable bits | ;(2) | | | | | |
| | | | | | • | REN is disable | , | | | |
| | | | | in hardware | only and dis | sabled in Slee | ep mode | | | |
| | | OREN is dis /n-out Rese | | and controlle | ed by softwa | are (SBOREN | is enabled) | | | |
| | | | | in hardware | • | • | , | | | |
| bit 0 | PWRTEN: | Power-up | Timer Ena | able bit ⁽²⁾ | | | | | | |
| | 1 = PWRT | | | | | | | | | |
| | 0 = PWRT | | | | | | | | | |
| | Note 1: | See Sect | ion 27.1 ' | 'DC Charac | teristics" fo | or the specific | ations. | | | |
| | 2: | | er-up Time endently co | | ed from Brov | vn-out Reset, | allowing thes | e features to | | |
| | Legend: | | | | | | | | | |
| | R = Reada | able bit | P = Pr | ogrammable | ebit U=l | Jnimplemente | ed bit, read as | s 'O' | | |

| . | • |
|--|-------------------------------------|
| -n = Value when device is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h) R/P-1 R/P-1 U-0 U-0 U-0 R/P-1 R/P-1 R/P-1 WDTPS0 WDTEN WDTPS3 WDTPS2 WDTPS1 bit 7 bit 0

- bit 7-5 Unimplemented: Read as '0'
- bit 4-1 WDTPS<3:0>: Watchdog Timer Postscale Select bits

| 1111 | = | 1:32,768 |
|------|----|----------|
| 1110 | = | 1:16,384 |
| 1101 | = | 1:8,192 |
| 1100 | = | 1:4,096 |
| 1011 | = | 1:2,048 |
| 1010 | = | 1:1,024 |
| 1001 | = | 1:512 |
| 1000 | = | 1:256 |
| 0111 | = | 1:128 |
| 0110 | = | 1:64 |
| 0101 | = | 1:32 |
| 0100 | = | 1:16 |
| 0011 | = | 1:8 |
| 0010 | = | 1:4 |
| 0001 | = | 1:2 |
| 0000 | = | 1:1 |
| WDTI | FΝ | Watchd |

- bit 0 WDTEN: Watchdog Timer Enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled (control is placed on the SWDTEN bit)

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Readable bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | is unprogrammed | u = Unchanged from programmed state |

| 24-4. | | | | | | | | | | | |
|---------|---|-------------|------------------------------------|------------|------------|---------------------|---------------|---------|--|--|--|
| | R/P-1 | U-0 | U-0 | U-0 | U-0 | R/P-0 | R/P-1 | R/P-1 | | | |
| | MCLRE | _ | _ | _ | _ | LPT10SC | PBADEN | CCP2MX | | | |
| | bit 7 | | | | | | | bit 0 | | | |
| | _ | | | | | | | | | | |
| bit 7 | MCLRE: M | ICLR Pin Er | nable bit | | | | | | | | |
| | | • | l; RE <u>3 input</u> bled; MCLR | • | 1 | | | | | | |
| bit 6-3 | Unimplem | ented: Rea | d as '0' | | | | | | | | |
| bit 2 | LPT1OSC: Low-Power Timer1 Oscillator Enable bit | | | | | | | | | | |
| | 1 = Timer1 configured for low-power operation 0 = Timer1 configured for higher power operation | | | | | | | | | | |
| bit 1 | , | |) Enable bit et state. AD | CON1 contr | ols PORTB | <4:0> pin cor | nfiguration.) | | | | |
| | | • | are configu are configu | | • | nnels on Res set | et | | | | |
| bit 0 | CCP2MX: | CCP2 MUX | bit | | | | | | | | |
| | | • • | is multiplex is multiplex | | | | | | | | |
| | | | | | | | | | | | |
| | Legend: | | | | | | | | | | |
| | R = Reada | ble bit | P = Progr | ammable bi | t U = Unii | mplemented | bit, read as | '0' | | | |
| | -n = Value | when devic | e is unprogra | ammed | u = Unc | hanged from | programme | d state | | | |
| | | | | | | | | | | | |


REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

| REGISTER 24-5: | CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h) | | | | | | | | | | | |
|----------------|---|--|-----------------|--------------|-----|-------|-----|--------|--|--|--|--|
| | R/P-1 | R/P-0 | U-0 | U-0 | r-0 | R/P-1 | U-0 | R/P-1 | | | | |
| | DEBUG | XINST | BBSIZ1 | BBSIZ0 | _ | LVP | _ | STVREN | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | | |
| bit 7 | | DEBUG: Background Debugger Enable bit 1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins 2 = Background debugger enabled, RB6 and RB7 are dedicated to in-circuit debug | | | | | | | | | | |
| | | | | | | | | | | | | |
| bit 6 | XINST: Exte | INST: Extended Instruction Set Enable bit | | | | | | | | | | |
| | | = Instruction set extension and Indexed Addressing mode enabled | | | | | | | | | | |
| | | Instruction set extension and Indexed Addressing mode disabled (Legacy mode) | | | | | | | | | | |
| bit 5-4 | | BBSIZ<1:0>: Boot Block Size Select bits | | | | | | | | | | |
| | PIC18F422 | | ices: | | | | | | | | | |
| | 1x = 1024 \ 01 = 512 W | | | | | | | | | | | |
| | 00 = 256 W | | | | | | | | | | | |
| | PIC18F222 | 1/2321 Dev | ices: | | | | | | | | | |
| | 1x = 512 W | | | | | | | | | | | |
| | x1 = 512 W 00 = 256 W | | | | | | | | | | | |
| bit 3 | Reserved: | | 'O' | | | | | | | | | |
| bit 2 | LVP: Single | -Supply ICS | SP™ Enable | e bit | | | | | | | | |
| | 1 = Single-S | | | | | | | | | | | |
| | 0 = Single-S | Supply ICSF | o disabled | | | | | | | | | |
| bit 1 | Unimpleme | ented: Read | d as '0' | | | | | | | | | |
| bit 0 | STVREN: S | Stack Full/Ur | nderflow Res | set Enable b | it | | | | | | | |
| | | | will cause F | | | | | | | | | |
| | 0 = Stack fu | III/underflow | will not cau | se Reset | | | | | | | | |
| | | | | | | | | | | | | |

| Legend: | r = Reserved bit, pr | ogram as '0' |
|---------------|---------------------------|-------------------------------------|
| R = Readable | bit C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value wh | en device is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h) U-0 U-0 U-0 U-0 R/C-1 R/C-1 — — — — — CP1 CP0 bit 7 bit 0 bit 0 bit 0 D D D D

- bit 7-2 Unimplemented: Read as '0'
- bit 1 CP1: Code Protection bit
 - 1 = Block 1 not code-protected⁽¹⁾
 - 0 = Block 1 code-protected⁽¹⁾
- bit 0 **CP0:** Code Protection bit
 - 1 = Block 0 not code-protected⁽¹⁾
 - 0 = Block 0 code-protected⁽¹⁾



| Legend: | | |
|----------------------|--------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devi | ce is unprogrammed | u = Unchanged from programmed state |


REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

| R/C-1 | R/C-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-------|-----|-----|-----|-----|-----|-------|
| CPD | CPB | _ | _ | _ | — | _ | _ |
| bit 7 | | | | | | | bit 0 |

- bit 7 CPD: Data EEPROM Code Protection bit
 - 1 = Data EEPROM not code-protected
 - 0 = Data EEPROM code-protected
- bit 6 CPB: Boot Block Code Protection bit
 - 1 = Boot block not code-protected⁽¹⁾
 - 0 = Boot block code-protected⁽¹⁾
- bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 24-5 for variable block boundaries.

| Legend: | | |
|----------------------|--------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when devi | ce is unprogrammed | u = Unchanged from programmed state |



Note 1: See Figure 24-5 for variable block boundaries.

| Legend: | | |
|------------------------|--------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | ce is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

| R/C-1 | R/C-1 | R-1 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-------|---------------------|-----|-----|-----|-----|-------|
| WRTD | WRTB | WRTC ⁽¹⁾ | — | — | — | _ | — |
| bit 7 | | | | | | | bit 0 |

- bit 7 WRTD: Data EEPROM Write Protection bit
 - 1 = Data EEPROM not write-protected
 - 0 = Data EEPROM write-protected
- bit 6 WRTB: Boot Block Write Protection bit
 - 1 = Boot block not write-protected⁽²⁾
 - 0 = Boot block write-protected⁽²⁾
- bit 5 WRTC: Configuration Register Write Protection bit⁽¹⁾
 - 1 = Configuration registers (300000-3000FFh) not write-protected
 - 0 = Configuration registers (300000-3000FFh) write-protected
- bit 4-0 Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

2: See Figure 24-5 for block boundaries.

| Legend: | | |
|------------------------|-------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch) U-0 U-0 U-0 U-0 U-0 U-0 R/C-1 R/C-1 EBTR1 EBTR0 bit 7 bit 0 bit 7-2 Unimplemented: Read as '0' bit 1 EBTR1: Table Read Protection bit 1 = Block 1 not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 1 protected from table reads executed in other blocks⁽¹⁾ EBTR0: Table Read Protection bit bit 0 1 = Block 0 not protected from table reads executed in other blocks⁽¹⁾ 0 = Block 0 protected from table reads executed in other blocks⁽¹⁾ Note 1: See Figure 24-5 for variable block boundaries.

| Legend: | | |
|------------------------|-------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

| | U-0 | R/C-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---|-------|-------|-----|-----|-----|-----|-----|-------|
| | — | EBTRB | — | — | — | — | _ | — |
| I | bit 7 | | | | | | | bit 0 |

- bit 7 Unimplemented: Read as '0'
- bit 6 **EBTRB:** Boot Block Table Read Protection bit
 - 1 = Boot block not protected from table reads executed in other blocks⁽¹⁾
 - 0 = Boot block protected from table reads executed in other blocks⁽¹⁾
- bit 5-0 Unimplemented: Read as '0'

Note 1: See Figure 24-5 for variable block boundaries.

| Legend: | | |
|------------------------|--------------------|-------------------------------------|
| R = Readable bit | C = Clearable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | ce is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2221/2321/4221/4321 DEVICES

| R | R | R | R | R | R | R | R |
|-------|------|------|------|------|------|------|-------|
| DEV2 | DEV1 | DEV0 | REV4 | REV3 | REV2 | REV1 | REV0 |
| bit 7 | | | | | | | bit 0 |

bit 7-5 DEV<2:0>: Device ID bits

000 = PIC18F4321

010 = PIC18F4221

001 = PIC18F2321

011 = PIC18F2221

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to indicate the device revision.

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Read-only bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | e is unprogrammed | u = Unchanged from programmed state |

REGISTER 24-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2221/2321/4221/4321 DEVICES

| R | R | R | R | R | R | R | R |
|-------|------|------|------|------|------|------|-------|
| DEV10 | DEV9 | DEV8 | DEV7 | DEV6 | DEV5 | DEV4 | DEV3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 DEV<10:3>: Device ID bits

These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number.

0010 0001 = PIC18F2221/2321/4221/4321 devices

Note: These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence.

| Legend: | | |
|------------------------|----------------------|-------------------------------------|
| R = Read-only bit | P = Programmable bit | U = Unimplemented bit, read as '0' |
| -n = Value when device | e is unprogrammed | u = Unchanged from programmed state |

24.2 Watchdog Timer (WDT)

For PIC18F2221/2321/4221/4321 family devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - **2:** Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

24.2.1 CONTROL REGISTER

Register 24-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.





FIGURE 24-1: WDT BLOCK DIAGRAM

REGISTER 24-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER



bit 7-1 Unimplemented: Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on

0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

| Legend: | | |
|------------------------------------|-------------------|--|
| R = Readable bit | W = Writable bit | |
| U = Unimplemented bit, read as '0' | -n = Value at POR | |

TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------|-----------------------|-------|-------|-------|-------|-------|--------|----------------------------|
| RCON | IPEN | SBOREN ⁽¹⁾ | | RI | TO | PD | POR | BOR | 56 |
| WDTCON | _ | _ | _ | | _ | _ | | SWDTEN | 56 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as '0'. See Section 5.4 "Brown-out Reset (BOR)".

24.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to **Section 4.1.4 "Multiple Sleep Commands"**). In practice, this means that user code can change the SCS<1:0> bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.


User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




24.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 24-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 24-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- · the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 24.3.1 "Special Considerations for Using Two-Speed Start-up" for more details. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

24.4.1 FSCM AND THE WATCHDOG TIMER


Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

24.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.



24.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

24.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

| Note: | The same logic that prevents false oscilla- tor failure interrupts on POR, or wake from Sleep, will also prevent the detection of |
|-------|---|
| | the oscillator's failure to start at all follow- ing these events. This can be avoided by |
| | monitoring the OSTS bit and using a timing routine to determine if the oscillator |
| | is taking too long to start. Even so, no oscillator failure interrupt will be flagged. |

As noted in Section 24.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

24.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other $\text{PIC}^{\texttt{R}}$ devices.

The user program memory is divided into three blocks. One of these is a boot block of variable size. The remainder of the memory is divided into two blocks on binary boundaries. Each of the three blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-5 shows the program memory organization for 4 and 8-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-3.

FIGURE 24-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2221/2321/4221/4321 FAMILY DEVICES

| | MEMORY SIZE/DE 8 Kbytes (PIC18FX321) BBSIZ<1:0> | | /ICE | | Address Range | Block Code Protection Controlled By: | | |
|---------------------------------|--|-------------------------|-----------------------|-------------------------|--|---|--|--|
| | | | | oytes FX221) | | | | |
| | | BBSIZ<1:0> | | | - | | | |
| 11/10 01 00 | | 00 | 11/10/01 00 | | | | | |
| | Boot Block | Boot Block 256 words | Boot Block | Boot Block 256 words | 000000h 0001FFh | CPB, WRTB, EBTRB | | |
| Boot Block | 512 words | | 512 words | | 000200h | | | |
| 1K word | | - | Block 0 0.5K words | Block 0 0.75K words | 0003FFh 000400h 0007FFh 000800h | | | |
| | | | | | | CP0, WRT0, EBTR0 | | |
| Block 0 1K word | Block 0 1.5K words | Block 0 1.75K words | Block 1 1K word | Block 1 1K word | | | | |
| Block 1 2K words | Block 1 2K words | Block 1 2K words | | emented all '0's | | CP1, WRT1, EBTR1 | | |
| Unimplemented Reads all '0's | | | | | 001FFFh 002000h 1FFFFFh | (Unimplemented Memory Space) | | |

| File Name | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| 300008h | CONFIG5L | — | — | | | | — | CP1 | CP0 |
| 300009h | CONFIG5H | CPD | CPB | _ | _ | _ | — | _ | — |
| 30000Ah | CONFIG6L | | _ | _ | _ | _ | _ | WRT1 | WRT0 |
| 30000Bh | CONFIG6H | WRTD | WRTB | WRTC | _ | _ | — | _ | _ |
| 30000Ch | CONFIG7L | _ | — | — | _ | _ | — | EBTR1 | EBTR0 |
| 30000Dh | CONFIG7H | | EBTRB | | _ | _ | _ | | |

TABLE 24-3: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

24.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-6 through 24-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP operation or an external programmer.

FIGURE 24-6: TABLE WRITE (WRTn) DISALLOWED




FIGURE 24-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED





FIGURE 24-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



24.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

24.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP operation or an external programmer.

24.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.7 In-Circuit Serial Programming

PIC18F2221/2321/4221/4321 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.8 In-Circuit Debugger

When the $\overline{\text{DEBUG}}$ Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-4 shows which resources are required by the background debugger.

| I/O Pins: | RB6, RB7 |
|-----------------|-----------|
| Stack: | 2 levels |
| Program Memory: | 512 bytes |
| Data Memory: | 10 bytes |

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RE3, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

24.9 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP Programming (formerly known as *Low-Voltage ICSP Programming* or *LVP*). When Single-Supply Programming is enabled, the microcontroller can be programmed <u>without</u> requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using <u>Single-Supply Programming</u>, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIнн to the MCLR pin.
 - 2: By default, Single-Supply ICSP Programming is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
 - 3: When Single-Supply ICSP Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - 4: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage ICSP Programming, the device must be supplied with VDD of 4.5V to 5.5V.

NOTES:

25.0 INSTRUCTION SET SUMMARY

PIC18F2221/2321/4221/4321 family devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

| Field | Description | | | | | | | |
|---------------------|---|--|--|--|--|--|--|--|
| a | RAM access bit | | | | | | | |
| | a = 0: RAM location in Access RAM (BSR register is ignored) | | | | | | | |
| | a = 1: RAM bank is specified by BSR register | | | | | | | |
| bbb | Bit address within an 8-bit file register (0 to 7). | | | | | | | |
| BSR | Bank Select Register. Used to select the current RAM bank. | | | | | | | |
| C, DC, Z, OV, N | ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. | | | | | | | |
| d | Destination select bit | | | | | | | |
| | d = 0: store result in WREG d = 1: store result in file register f | | | | | | | |
| dest | Destination: either the WREG register or the specified register file location. | | | | | | | |
| f | 8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h). | | | | | | | |
| fs | 12-bit Register file address (000h to FFFh). This is the source address. | | | | | | | |
| f _d | 12-bit Register file address (000h to FFFh). This is the destination address. | | | | | | | |
| GIE | Global Interrupt Enable bit. | | | | | | | |
| | Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value). | | | | | | | |
| k | | | | | | | | |
| label | Label name. | | | | | | | |
| mm | The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions: | | | | | | | |
| * | No change to register (such as TBLPTR with table reads and writes) | | | | | | | |
| *+ | Post-Increment register (such as TBLPTR with table reads and writes) | | | | | | | |
| *_ | Post-Decrement register (such as TBLPTR with table reads and writes) | | | | | | | |
| +* | Pre-Increment register (such as TBLPTR with table reads and writes) | | | | | | | |
| | The relative address (2's complement number) for relative branch instructions or the direct address for | | | | | | | |
| n | Call/Branch and Return instructions. | | | | | | | |
| PC | Program Counter. | | | | | | | |
| PCL | Program Counter Low Byte. | | | | | | | |
| PCH | Program Counter High Byte. | | | | | | | |
| PCLATH | Program Counter High Byte Latch. | | | | | | | |
| PCLATU | Program Counter Upper Byte Latch. | | | | | | | |
| PD | Power-Down bit. | | | | | | | |
| | | | | | | | | |
| PRODH | Product of Multiply High Byte. | | | | | | | |
| PRODL | Product of Multiply Low Byte. Fast Call/Return mode select bit | | | | | | | |
| S | s = 0: do not update into/from shadow registers | | | | | | | |
| | s = 1: certain registers loaded into/from shadow registers (Fast mode) | | | | | | | |
| TBLPTR | 21-bit Table Pointer (points to a program memory location). | | | | | | | |
| TABLAT | 8-bit Table Latch. | | | | | | | |
| <u>TO</u> | Time-out bit. | | | | | | | |
| TOS | Top-of-Stack. | | | | | | | |
| u | Unused or unchanged. | | | | | | | |
| WDT | Watchdog Timer. | | | | | | | |
| WREG | Working register (accumulator). | | | | | | | |
| X | Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for | | | | | | | |
| ~ | compatibility with all Microchip software tools. | | | | | | | |
| Z _S | 7-bit offset value for indirect addressing of register files (source). | | | | | | | |
| z _d | 7-bit offset value for indirect addressing of register files (destination). | | | | | | | |
| { } | Optional argument. | | | | | | | |
| [text] | Indicates an indexed address. | | | | | | | |
| (text) | The contents of text. | | | | | | | |
| [expr] <n></n> | Specifies bit n of the register indicated by the pointer expr. | | | | | | | |
| → | Assigned to. | | | | | | | |
| → < > | Register bit field. | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| < > e italics | In the set of. User-defined term (font is Courier New). | | | | | | | |

| Byte-orien | ted file register | operations | Example Instruction |
|---|---|--|---------------------------|
| 15 | 10 9 | 8 7 0 | |
| OP | CODE d a | a f (FILE #) | ADDWF MYREG, W, B |
| d = a = a = | | lect bank | |
| Byte to By | te move operation | ons (2-word) | |
| 15 | 12 11 | 0 | |
| OPCO | DE f (| Source FILE #) | MOVFF MYREG1, MYREG2 |
| 15 | 12 11 | 0 | |
| 1111 | f (D | estination FILE #) | |
| f = | 12-bit file registe | er address | |
| Bit-oriente | d file register op | perations | |
| 15 | | 3 7 0 | |
| OPCO | DE b (BIT #) a | a f (FILE #) | BSF MYREG, bit, B |
| a = | 0 to force Acces 1 for BSR to set 8-bit file register erations | lect bank | |
| 15 | | 7 0 | |
| 10 | | 1 0 | |
| | OPCODE | k (literal) | MOVLW 7Fh |
| | | k (literal) | MOVLW 7Fh |
| | OPCODE | k (literal) | MOVLW 7Fh |
| k = 8 Control op CALL, GOT | OPCODE | k (literal) alue perations | MOVLW 7Fh |
| k = 8 Control op | OPCODE -bit immediate v perations o and Branch o | k (literal) alue perations 8 7 0 | |
| k = 8 Control op CALL, GOT 15 | OPCODE -bit immediate v berations o and Branch o OPCODE | k (literal) alue perations 8 7 0 n<7:0> (literal) | MOVLW 7Fh GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 | |
| k = 8 Control op CALL, GOT 15 15 15 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 111 | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) | |
| k = 8 Control op CALL, GOT 15 15 15 11 n = 2 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value | |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 111 20-bit immediate | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 | GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 111 20-bit immediate OPCODE | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 S n<7:0> (literal) | |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 | OPCODE U-bit immediate v Derations O and Branch o OPCODE 12 11 111 20-bit immediate OPCODE 12 11 | k (literal) alue perations 8 7 0 1 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 5 n<7:0> (literal) 0 | GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 15 | OPCODE -bit immediate v perations o and Branch o OPCODE 12 11 111 20-bit immediate OPCODE | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 S n<7:0> (literal) | GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 15 15 15 15 5 = | OPCODE OPCODE OPCODE 12 11 0PCODE 12 11 0PCODE 12 11 111 PPO-bit immediate OPCODE 12 11 111 Fast bit | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 S n<7:0> (literal) 0 n<19:8> (literal) 0 n<19:8> (literal) | GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 15 15 15 15 | OPCODE OPCODE OPCODE 12 11 111 OPCODE 12 11 111 OPCODE 12 11 111 Fast bit 11 10 | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 S n<7:0> (literal) 0 n<19:8> (literal) 0 n<19:8> (literal) | GOTO Label CALL MYFUNC |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 15 15 15 15 15 | OPCODE -bit immediate v berations o and Branch o OPCODE 12 11 111 20-bit immediate OPCODE 12 11 111 Fast bit | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) value 8 7 0 S n<7:0> (literal) 0 n<19:8> (literal) 0 n<19:8> (literal) | GOTO Label |
| k = 8 Control op CALL, GOT 15 15 15 15 15 15 15 15 15 15 15 | OPCODE OPCODE OPCODE 12 11 111 OPCODE 12 11 111 OPCODE 12 11 111 Fast bit 11 10 | k (literal) alue perations 8 7 0 n<7:0> (literal) 0 n<19:8> (literal) 0 value 8 7 0 S n<7:0> (literal) 0 n<19:8> (literal) 0 0 n<19:8> (literal) 0 0 n<19:8> (literal) 0 0 n<19:8> (literal) 0 0 | GOTO Label CALL MYFUNC |

TABLE 25-2: PIC18FXXXX INSTRUCTION SET

| Mnemo | onic, | Description | Qualas | 16- | Bit Instr | uction W | /ord | Status | Nataa |
|----------|---------------------------------|--|------------|------|-----------|----------|------|-----------------|------------|
| Operands | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| BYTE-ORI | ENTED (| OPERATIONS | | | | | | | |
| ADDWF | | | | 0010 | 01da0 | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ADDWFC | f, d, a | Add WREG and Carry bit to f | 1 | 0010 | 0da | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| ANDWF | f, d, a | AND WREG with f | 1 | 0001 | 01da | ffff | ffff | Z, N | 1,2 |
| CLRF | f, a | Clear f | 1 | 0110 | 101a | ffff | ffff | Z | 2 |
| COMF | f, d, a | Complement f | 1 | 0001 | 11da | ffff | ffff | Z, N | 1, 2 |
| CPFSEQ | f, a | Compare f with WREG, Skip = | 1 (2 or 3) | 0110 | 001a | ffff | ffff | None | 4 |
| CPFSGT | f, a | Compare f with WREG, Skip > | 1 (2 or 3) | 0110 | 010a | ffff | ffff | None | 4 |
| CPFSLT | f, a | Compare f with WREG, Skip < | 1 (2 or 3) | 0110 | 000a | ffff | ffff | None | 1, 2 |
| DECF | f, d, a | Decrement f | 1 | 0000 | 01da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 |
| DECFSZ | f, d, a | Decrement f, Skip if 0 | 1 (2 or 3) | 0010 | 11da | ffff | ffff | None | 1, 2, 3, 4 |
| DCFSNZ | f, d, a | Decrement f, Skip if Not 0 | 1 (2 or 3) | 0100 | 11da | ffff | ffff | None | 1, 2 |
| INCF | f, d, a | Increment f | 1 | 0010 | 10da | ffff | ffff | C, DC, Z, OV, N | 1, 2, 3, 4 |
| INCFSZ | f, d, a | Increment f, Skip if 0 | 1 (2 or 3) | 0011 | 11da | ffff | ffff | None | 4 |
| INFSNZ | f, d, a | Increment f, Skip if Not 0 | 1 (2 or 3) | 0100 | 10da | ffff | ffff | None | 1, 2 |
| IORWF | f, d, a | Inclusive OR WREG with f | 1 | 0001 | 00da | ffff | ffff | Z, N | 1, 2 |
| MOVF | f, d, a | Move f | 1 | 0101 | 00da | ffff | ffff | Z, N | 1 |
| MOVFF | f _s , f _d | Move f _s (source) to 1st Word | 2 | 1100 | ffff | ffff | ffff | None | |
| | | f _d (destination) 2nd Word | | 1111 | ffff | ffff | ffff | | |
| MOVWF | f, a | Move WREG to f | 1 | 0110 | 111a | ffff | ffff | None | |
| MULWF | f, a | Multiply WREG with f | 1 | 0000 | 001a | ffff | ffff | None | 1, 2 |
| NEGF | f, a | Negate f | 1 | 0110 | 110a | ffff | ffff | C, DC, Z, OV, N | |
| RLCF | f, d, a | Rotate Left f through Carry | 1 | 0011 | 01da | ffff | ffff | C, Z, N | 1, 2 |
| RLNCF | f, d, a | Rotate Left f (No Carry) | 1 | 0100 | 01da | ffff | ffff | Z, N | |
| RRCF | f, d, a | Rotate Right f through Carry | 1 | 0011 | 00da | ffff | ffff | C, Z, N | |
| RRNCF | f, d, a | Rotate Right f (No Carry) | 1 | 0100 | 00da | ffff | ffff | Z, N | |
| SETF | f, a | Set f | 1 | 0110 | 100a | ffff | ffff | None | 1, 2 |
| SUBFWB | f, d, a | Subtract f from WREG with Borrow | 1 | 0101 | 01da | ffff | ffff | C, DC, Z, OV, N | |
| SUBWF | f, d, a | Subtract WREG from f | 1 | 0101 | 11da | ffff | ffff | C, DC, Z, OV, N | 1, 2 |
| SUBWFB | f, d, a | Subtract WREG from f with | 1 | 0101 | 10da | ffff | ffff | C, DC, Z, OV, N | |
| | | Borrow | | | | | | | |
| SWAPF | f, d, a | Swap Nibbles in f | 1 | 0011 | 10da | ffff | ffff | None | 4 |
| TSTFSZ | f, a | Test f, Skip if 0 | 1 (2 or 3) | 0110 | 011a | ffff | ffff | None | 1, 2 |
| XORWF | f, d, a | Exclusive OR WREG with f | 1 | 0001 | 10da | ffff | ffff | Z, N | , |

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

| Mnem | onic, | Description | Civalaa | 16-Bit Instruction Word | | | | Status | Notes |
|-----------|---------|--------------------------------|------------|-------------------------|------|------|------|------------------------|-------|
| Operands | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| BIT-ORIEN | ITED OP | ERATIONS | | | | | | | |
| BCF | f, b, a | Bit Clear f | 1 | 1001 | bbba | ffff | ffff | None | 1, 2 |
| BSF | f, b, a | Bit Set f | 1 | 1000 | bbba | ffff | ffff | None | 1, 2 |
| BTFSC | f, b, a | Bit Test f, Skip if Clear | 1 (2 or 3) | 1011 | bbba | ffff | ffff | None | 3, 4 |
| BTFSS | f, b, a | Bit Test f, Skip if Set | 1 (2 or 3) | 1010 | bbba | ffff | ffff | None | 3, 4 |
| BTG | f, d, a | Bit Toggle f | 1 | 0111 | bbba | ffff | ffff | None | 1, 2 |
| CONTROL | OPERA | TIONS | | | | | | | |
| BC | n | Branch if Carry | 1 (2) | 1110 | 0010 | nnnn | nnnn | None | |
| BN | n | Branch if Negative | 1 (2) | 1110 | 0110 | nnnn | nnnn | None | |
| BNC | n | Branch if Not Carry | 1 (2) | 1110 | 0011 | nnnn | nnnn | None | |
| BNN | n | Branch if Not Negative | 1 (2) | 1110 | 0111 | nnnn | nnnn | None | |
| BNOV | n | Branch if Not Overflow | 1 (2) | 1110 | 0101 | nnnn | nnnn | None | |
| BNZ | n | Branch if Not Zero | 1 (2) | 1110 | 0001 | nnnn | nnnn | None | |
| BOV | n | Branch if Overflow | 1 (2) | 1110 | 0100 | nnnn | nnnn | None | |
| BRA | n | Branch Unconditionally | 2 | 1101 | 0nnn | nnnn | nnnn | None | |
| BZ | n | Branch if Zero | 1 (2) | 1110 | 0000 | nnnn | nnnn | None | |
| CALL | n, s | Call Subroutine 1st Word | 2 | 1110 | 110s | kkkk | kkkk | None | |
| | | 2nd Word | | 1111 | kkkk | kkkk | kkkk | | |
| CLRWDT | _ | Clear Watchdog Timer | 1 | 0000 | 0000 | 0000 | 0100 | TO, PD | |
| DAW | _ | Decimal Adjust WREG | 1 | 0000 | 0000 | 0000 | 0111 | С | |
| GOTO | n | Go to Address 1st Word | 2 | 1110 | 1111 | kkkk | kkkk | None | |
| | | 2nd Word | | 1111 | kkkk | kkkk | kkkk | | |
| NOP | _ | No Operation | 1 | 0000 | 0000 | 0000 | 0000 | None | |
| NOP | _ | No Operation | 1 | 1111 | XXXX | XXXX | XXXX | None | 4 |
| POP | _ | Pop Top of Return Stack (TOS) | 1 | 0000 | 0000 | 0000 | 0110 | None | |
| PUSH | _ | Push Top of Return Stack (TOS) | 1 | 0000 | 0000 | 0000 | 0101 | None | |
| RCALL | n | Relative Call | 2 | 1101 | 1nnn | nnnn | nnnn | None | |
| RESET | | Software Device Reset | 1 | 0000 | 0000 | 1111 | 1111 | All | |
| RETFIE | S | Return from Interrupt Enable | 2 | 0000 | 0000 | 0001 | 000s | GIE/GIEH, PEIE/GIEL | |
| RETLW | k | Return with Literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| RETURN | s | Return from Subroutine | 2 | 0000 | 0000 | 0001 | 001s | None | |
| SLEEP | _ | Go into Standby mode | 1 | 0000 | 0000 | 0000 | 0011 | TO, PD | |

TABLE 25-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTE, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

| Mnemonic, Operands | | Description | Qualas | 16-Bit Instruction Word | | | | Status | N |
|-----------------------|---------|---------------------------------|--------|-------------------------|------|------|------|-----------------|-------|
| | | Description | Cycles | MSb | MSb | | LSb | Affected | Notes |
| | OPERA | TIONS | | | | | | | |
| ADDLW | k | Add Literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N | |
| ANDLW | k | AND Literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N | |
| IORLW | k | Inclusive OR Literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N | |
| LFSR | f, k | Move Literal (12-bit) 2nd Word | 2 | 1110 | 1110 | 00ff | kkkk | None | |
| | | to FSR(f) 1st Word | | 1111 | 0000 | kkkk | kkkk | | |
| MOVLB | k | Move Literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None | |
| MOVLW | k | Move Literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None | |
| MULLW | k | Multiply Literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None | |
| RETLW | k | Return with Literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| SUBLW | k | Subtract WREG from Literal | 1 | 0000 | 1000 | kkkk | kkkk | C, DC, Z, OV, N | |
| XORLW | k | Exclusive OR Literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N | |
| DATA MEN | /IORY ← | PROGRAM MEMORY OPERATIO | NS | | | | | | |
| TBLRD* | | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None | |
| TBLRD*+ | | Table Read with Post-Increment | | 0000 | 0000 | 0000 | 1001 | None | |
| TBLRD*- | | Table Read with Post-Decrement | | 0000 | 0000 | 0000 | 1010 | None | |
| TBLRD+* | | Table Read with Pre-Increment | | 0000 | 0000 | 0000 | 1011 | None | |
| TBLWT* | | Table Write | 2 | 0000 | 0000 | 0000 | 1100 | None | |
| TBLWT*+ | | Table Write with Post-Increment | | 0000 | 0000 | 0000 | 1101 | None | |
| TBLWT*- | | Table Write with Post-Decrement | | 0000 | 0000 | 0000 | 1110 | None | |
| TBLWT+* | | Table Write with Pre-Increment | | 0000 | 0000 | 0000 | 1111 | None | |

TABLE 25-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

25.1.1 STANDARD INSTRUCTION SET

| ADDLW | ADD Liter | al to W | 1 | | | | |
|-------------------|-------------------------------------|-----------------|------|-----------|--|--|--|
| Syntax: | ADDLW | ADDLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | |
| Operation: | $(W) + k \to V$ | N | | | | | |
| Status Affected: | N, OV, C, D | N, OV, C, DC, Z | | | | | |
| Encoding: | 0000 | 1111 | kkkk | kkkk | | | |
| Description: | The conten 8-bit literal ' W. | | | | | | |
| Words: | 1 | 1 | | | | | |
| Cycles: | 1 | 1 | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | 6 | Q4 | | | |
| Decode | Read literal 'k' | Process Data | | rite to W | | | |
| Example: | addiw 1 | 5h | | | | | |
| | | JII | | | | | |
| Before Instruc | | | | | | | |
| W = | 10h | | | | | | |
| After Instruction | | | | | | | |
| W = | 25h | | | | | | |

| ADDWF | ADD W to f | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | ADDWF f {,d {,a}} | | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | | | |
| Operation: | (W) + (f) \rightarrow dest | | | | | |
| Status Affected: | N, OV, C, DC, Z | | | | | |
| Encoding: | 0010 01da ffff ffff | | | | | |
| Description: | Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '0', the ASR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |

| QC | ycle Activity: | | | | | |
|-------------|------------------------------|--------------|--------------------|------------|------|----------------------|
| | Q1 | | Q2 | G | 13 | Q4 |
| | Decode | | Read gister 'f' | Proc Da | | Write to destination |
| <u>Exan</u> | <u>nple:</u> | Al | DDWF | REG, | 0, 0 | |
| | Before Instruc | tion | | | | |
| | W REG After Instructio | = = on | 17h 0C2h | | | |

0D9h

0C2h

=

=

W

REG

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

| ADDWFC | ADD W and Carry bit to f | ANDLW | AND Literal with W | | | |
|---|--|-------------------|--|--|--|--|
| Syntax: | ADDWFC f {,d {,a}} | Syntax: | ANDLW k | | | |
| Operands: | $0 \leq f \leq 255$ | Operands: | $0 \le k \le 255$ | | | |
| | $d \in [0, 1]$ | Operation: | (W) .AND. $k \rightarrow W$ | | | |
| Operation | $\mathbf{a} \in [0, 1]$ | Status Affected: | N, Z | | | |
| Operation: | $(W) + (f) + (C) \rightarrow dest$ | Encoding: | 0000 1011 kkkk kkkk | | | |
| Status Affected: Encoding: | N,OV, C, DC, Z | Description: | The contents of W are ANDed with the 8-bit literal 'k'. The result is placed in W. | | | |
| Description: | Add W, the Carry flag and data memory | Words: | 1 | | | |
| | location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is | Cycles: | 1 | | | |
| | placed in data memory location 'f'. | Q Cycle Activity: | | | | |
| | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the | Q1 | Q2 Q3 Q4 | | | |
| | GPR bank (default). If 'a' is '0' and the extended instruction | Decode | Read literal Process Write to W 'k' Data | | | |
| | set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | ANDLW 05Fh ction = A3h on | | | |
| Words: | 1 | W | = 03h | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 Q3 Q4 | | | | | |
| Decode | Read register 'f'ProcessWrite to destination | | | | | |
| Example: | ADDWFC REG, 0, 1 | | | | | |
| Before Instru Carry b REG W After Instruct Carry b REG W | it = 1 = 02h = 4Dh | | | | | |

| ANDWF | AND W w | ith f | | BC | | Branch if | Carry | | |
|--|-----------------------------|---|---|-----------|--|---------------------|--|-----------------|--|
| Syntax: | ANDWF f {,d {,a}} | | | Syntax: | | BC n | | | |
| Operands: | $0 \le f \le 255$ | $0 \le f \le 255$ | | | Operands: | | -128 ≤ n ≤ 127 | | |
| | d ∈ [0,1] a ∈ [0,1] | | | | Operation: | | If Carry bit is '1', (PC) + 2 + 2n \rightarrow PC | | |
| Operation: | (W) .AND. | (W) .AND. (f) \rightarrow dest | | | Status Affected: | | None | | |
| Status Affected: | N, Z | N, Z | | | Encoding: | | 1110 0010 nnnn nnnn | | |
| Encoding: Description: | coding: 0001 01da ffff ffff | | Description: Words: Cycles: Q Cycle Activity If Jump: | | If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) | | | | |
| | | Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | Q1 | Q2 | Q3 | Q4 | |
| Words: | 1 | | | De | code | Read literal 'n' | Process Data | Write to PC | |
| Cycles: | 1 | | | | No | No | No | No | |
| Q Cycle Activity | - | | | оре | ration | operation | operation | operation | |
| Q1 | Q2 | Q3 | Q4 | lf No Jum | D: | | | | |
| Decode | Read | Process | Write to | | Q1 | Q2 | Q3 | Q4 | |
| | register 'f' | Data | destination | De | code | Read literal 'n' | Process Data | No operation | |
| Example: Before Instr W REG After Instruc W | = 17h = C2h | REG, 0, 0 | | After I | e Instruc PC nstructio If Carry PC | = ad on = 1; | BC 5 dress (HERE) dress (HERE | | |

| BCF | Bit Clear f | BN | Branch if Negative |
|---|---|--|--|
| Syntax: | BCF f, b {,a} | Syntax: | BN n |
| Operands: | $0 \le f \le 255$ | Operands: | $-128 \le n \le 127$ |
| | 0 ≤ b ≤ 7 a ∈ [0,1] | Operation: | If Negative bit is '1', (PC) + 2 + 2n \rightarrow PC |
| Operation: | $0 \rightarrow f < b >$ | Status Affected: | None |
| Status Affected: | None | Encoding: | 1110 0110 nnnn nnnn |
| Encoding:1001bbbaffffffffDescription:Bit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select the GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing | | Description: | If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. |
| | mode whenever f \leq 95 (5Fh). See Section 25.2.3 "Byte-Oriented and | Words: | 1 |
| | Bit-Oriented Instructions in Indexed | Cycles: | 1(2) |
| Words: | Literal Offset Mode" for details. | Q Cycle Activity: If Jump: | |
| Cycles: | 1 | Q1 | Q2 Q3 Q4 |
| Q Cycle Activity: | | Decode | Read literalProcessWrite to'n'DataPC |
| Q1 Decode | Q2 Q3 Q4 Read Process Write | No operation | No No No operation operation |
| | register 'f' Data register 'f' | If No Jump: | |
| - . | | Q1 | Q2 Q3 Q4 |
| Example: Before Instruct | BCF FLAG_REG, 7, 0 | Decode | Read literal Process No 'n' Data operation |
| FLAG_R | | | |
| After Instructio | | Example: | HERE BN Jump |
| FLAG_RI | EG = 47h | Before Instruc PC After Instructic If Negativ P(| = address (HERE) on ve = 1; |
| | | If Negativ P(| ve = 0; |

| BNC | | Branch if | Not Carry | | BNN | I | Branch if | Not Negativ | ve | |
|---------------|--|--|--|--|--------------|---|---|--|-----------------|--|
| Synta | IX: | BNC n | | | Synta | ax: | BNN n | | | |
| Opera | ands: | $-128 \le n \le 127$ | | Oper | Operands: | | $-128 \le n \le 127$ | | | |
| Opera | ation: | If Carry bit is '0', (PC) + 2 + 2n → PC | | Oper | | | If Negative bit is '0', (PC) + 2 + 2n \rightarrow PC | | | |
| Statu | s Affected: | None | | Statu | s Affected: | None | | | | |
| Enco | ding: | 1110 | 0011 nnr | nn nnnn | Enco | ding: | 1110 | 0111 nn | nn nnnn | |
| Desci | ription: | will branch. The 2's con added to the incremented instruction, | nplement num e PC. Since the d to fetch the r the new addre n. This instruct | ber '2n' is e PC will have next ess will be | Desc | Description: If the Negative bit is '0', th program will branch. The 2's complement numl added to the PC. Since the incremented to fetch the n instruction, the new addre PC + 2 + 2n. This instruction. | | nber '2n' is ne PC will have next ess will be | | |
| Word | s: | 1 | | | Word | ls: | 1 | | | |
| Cycle | S: | 1(2) | | | Cycle | es: | 1(2) | | | |
| Q Cy If Ju | /cle Activity: mp: | | | | Q C If Ju | ycle Activity: mp: | | | | |
| - | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | Decode | Read literal 'n' | Process Data | Write to PC | |
| | No operation | No operation | No operation | No operation | | No operation | No operation | No operation | No operation | |
| lf No | Jump: | | | | lf No | o Jump: | | | | |
| r | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 | |
| | Decode | Read literal 'n' | Process Data | No operation | | Decode | Read literal 'n' | Process Data | No operation | |
| | Before Instruc PC After Instructio If Carry | = ade on = 0; | BNC Jump | | | Before Instruc PC After Instructi If Negati | = ad on ve = 0; | BNN Jump dress (HERE |) | |
| | PC If Carry PC | = 1; | dress (Jump) dress (HERE | | | P If Negati P | ve = 1; | dress (Jump dress (HERE | | |

| BNC | N | Branch if | Branch if Not Overflow | | | | | |
|--------------|--|---|-----------------------------|-----------------|--|--|--|--|
| Synta | ax: | BNOV n | | | | | | |
| Oper | ands: | $-128 \le n \le 127$ | | | | | | |
| Oper | ation: | If Overflow bit is '0', (PC) + 2 + 2n \rightarrow PC | | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | oding: | 1110 | 0101 nnr | in nnnn | | | | |
| Desc | ription: | | | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | 1(2) | | | | | | |
| Q C If Ju | ycle Activity: imp: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | | | |
| | No operation | No operation | No operation | No operation | | | | |
| lf No | o Jump: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read literal 'n' | Process Data | No operation | | | | |
| <u>Exan</u> | • | HERE | BNOV Jump | | | | | |
| | Before Instruc PC After Instructio | = ade | dress (HERE) | | | | | |
| | If Overflo P(If Overflo P(| C = ade w = 1; | dress (Jump) dress (HERE | | | | | |

| BNZ Branch if Not Zero | | | | | | | | | |
|------------------------|---|--|--|--|--|--|--|--|--|
| Syntax: BNZ n | | | | | | | | | |
| Opera | ands: | $-128 \le n \le 1$ | 127 | | | | | | |
| Opera | ation: | n: If Zero bit is '0', (PC) + 2 + 2n \rightarrow PC | | | | | | | |
| Status Affected: None | | | | | | | | | |
| Enco | ding: | 1110 | 1110 0001 nnnn nnnr | | | | | | |
| Desc | ription: | will branch. The 2's con added to the incrementer instruction, | d to fetch the the new addre n. This instruc | ber '2n' is e PC will have next ess will be | | | | | |
| Word | s: | 1 | | | | | | | |
| Cycle | es: | 1(2) | 1(2) | | | | | | |
| Q Cy If Ju | ycle Activity: mp: | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | | | | |
| | No operation | No operation | No operation | No operation | | | | | |
| lf No | Jump: | | • | | | | | | |
| - | Q1 | Q2 | Q3 | Q4 | | | | | |
| | Decode | Read literal 'n' | Process Data | No operation | | | | | |
| | n <u>ple:</u> Before Instruc PC After Instructic | = ad | BNZ Jump dress (HERE) | | | | | | |
| | If Zero PC If Zero PC PC | = 0; = ad = 1; | dress (Jump) dress (HERE | + 2) | | | | | |

| BRA | L . | Unconditional Branch | | | | | | |
|-------|--|---|---------------------|------------------------------|---------------------------------|----------------------|--------------------------|--|
| Synta | ax: | BRA n | | | | | | |
| Oper | ands: | $-1024 \le n \le 1023$ | | | | | | |
| Oper | ation: | $(PC) + 2 + 2n \rightarrow PC$ | | | | | | |
| Statu | s Affected: | ffected: None | | | | | | |
| Enco | ding: | 1101 | C | nnn | nnnr | L | nnnn | |
| Desc | ription: | Add the 2's the PC. Sir incremente the new ad instruction | nce ed to dre | the PC o fetch ss will | will hav the next be PC + | /e t ins · 2 · | struction, + 2n. This | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | 2 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | | C | 23 | | Q4 | |
| | Decode | Read liter 'n' | al | | cess ata | | Write to PC | |
| | No operation | No operatio | n | | lo ation | 0 | No peration | |
| Exam | <u>nple:</u> | HERE | | BRA | Jump | | | |
| | Before Instru PC After Instructi | = | ad | dress | (HERE) | | | |
| | PC | = | ad | dress | (Jump) | | | |

| BSF | Bit Set f | | | |
|--|---|---|--|--|
| Syntax: | BSF f, b { | ,a} | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0, 1] \end{array}$ | | | |
| Operation: | $1 \rightarrow \text{f}$ | | | |
| Status Affected: | None | | | |
| Encoding: | 1000 | bbba | ffff | ffff |
| Description: | Bit 'b' in reg If 'a' is '0', ti If 'a' is '1', ti GPR bank (If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs | he Acces he BSR is (default). nd the ex ed, this ir Literal Off Literal Off Lever f ≤ S .2.3 "Byt d Instruct | s Bank is s used to tended in nstructior fset Addr 05 (5Fh). e-Orient ctions in | select the nstruction operates essing See ed and Indexed |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | | Q4 |
| Decode | Read register 'f' | Proce Data | | Write egister 'f' |
| Example: Before Instruct FLAG_RE After Instruction FLAG RE | ion EG = 0A n | | G, 7, 1 | |
| 12.0_1(2 | | | | |

| | BTFSS | Bit Test File | e, Skip if Set | t |
|---|---------------------|---|--|--|
| | Syntax: | BTFSS f, b { | ,a} | |
| | Operands: | 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0, 1] | | |
| | Operation: | skip if (f) = 1 | | |
| | Status Affected: | None | | |
| a ffff ffff | Encoding: | 1010 k | obba fff | f ffff |
| 'f' is '0', then the next ned. If bit 'b' is '0', then n fetched during the execution is discarded struction. ess Bank is selected. If s used to select the t). extended instruction is instruction operates in iset Addressing \leq 95 (5Fh). 3 "Byte-Oriented and ructions in Indexed de" for details. | Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. It 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | |
| | Words: | Literal Offset | | iuno. |
| | Cycles: | 1(2) | | |
| skip and followed d instruction. | | Note: 3 cycl | les if skip and 2-word instruc | |
| | Q Cycle Activity: | | | |
| Q3 Q4 | Q1 | Q2 | Q3 | Q4 |
| ocess No Data operation | Decode | Read register 'f' | Process Data | No operation |
| operation | If skip: | 109.000 | 2010 | oporation |
| Q3 Q4 | Q1 | Q2 | Q3 | Q4 |
| No No | No | No | No | No |
| eration operation | operation | operation | operation | operation |
| n: | If skip and followe | | | _ |
| Q3 Q4 | Q1 | Q2 | Q3 | Q4 |
| No No eration operation | No operation | No operation | No operation | No operation |
| No No | No | No | No | No |
| eration operation | operation | operation | operation | operation |
| FLAG, 1, 0 | If FLAG | FALSE : TRUE : ction = adc ion <1> = 0; = adc | iress (HERE) | |
| | (HERE) | (HERE) PC After Instructi If FLAG (TRUE) PC | (HERE) PC = add After Instruction If FLAG<1> = 0; (TRUE) PC = add | (HERE) PC = address (HERE) After Instruction If FLAG<1> = 0; |

| BTG | Bit Toggle f | BOV | Branch if Overflow |
|--|---|--|---|
| Syntax: | BTG f, b {,a} | Syntax: | BOV n |
| Operands: | $0 \le f \le 255$ | Operands: | $-128 \le n \le 127$ |
| | 0≤b<7 a∈[0,1] | Operation: | If Overflow bit is '1', (PC) + 2 + 2n \rightarrow PC |
| Operation: | $(\overline{f}) \to f$ | Status Affected: | None |
| Status Affected: | None | Encoding: | 1110 0100 nnnn nnnn |
| Encoding: Description: | 0111bbbaffffffffBit 'b' in data memory location 'f' is inverted.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the BSR is used to select the GPR bank (default).GPR bank (default).If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). SeeSection 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | Description: Words: Cycles: Q Cycle Activity: If Jump: | If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. 1 1(2) |
| Words: | 1 | Q1 | Q2 Q3 Q4 |
| Cycles: Q Cycle Activity: | 1 | Decode | Read literalProcessWrite to'n'DataPC |
| Q Cycle Activity. Q1 | Q2 Q3 Q4 | No operation | No No No operation |
| Decode | ReadProcessWriteregister 'f'Dataregister 'f' | If No Jump: Q1 | Q2 Q3 Q4 |
| Example: | BTG PORTC, 4, 0 | Decode | Read literal Process No 'n' Data operation |
| Before Instruct PORTC After Instructi PORTC | = 0111 0101 [75h] on: | If Overflo | = address (HERE) on ow = 1; C = address (Jump) |

| ΒZ | | Branch if | Zero | | | | | | |
|--------------|---|--|----------------------|-----|----------------|--|--|--|--|
| Synta | ax: | BZ n | | | | | | | |
| Oper | ands: | -128 ≤ n ≤ 1 | $-128 \le n \le 127$ | | | | | | |
| Oper | Tation: If Zero bit is '1', $(PC) + 2 + 2n \rightarrow PC$ | | | | | | | | |
| Statu | s Affected: | None | | | | | | | |
| Enco | oding: | 1110 | 0000 r. | nnn | nnnn | | | | |
| Desc | ription: | If the Zero bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. | | | | | | | |
| Word | ls: | 1 | | | | | | | |
| Cycle | es: | 1(2) | 1(2) | | | | | | |
| Q C If Ju | ycle Activity: imp: | | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal | Process | V | Vrite to | | | | |
| | NI- | ʻn' | Data | _ | PC | | | | |
| | No operation | No operation | No operation | 0 | No peration | | | | |
| lf No | o Jump: | operation | operation | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | | |
| | Decode | Read literal 'n' | Process Data | O | No peration | | | | |
| <u>Exan</u> | nple: | HERE | BZ Jur | np | | | | | |
| | Before Instruc PC After Instructio | = ad | dress (HEF | RE) | | | | | |
| | If Zero PC | = 1; | dress (Jun | າຍ) | | | | | |

| | | <u>,</u> | | | | | |
|---|--|---|--|--|--|--|--|
| Syntax: | • | CALL k {,s} | | | | | |
| Operands: | $0 \le K \le 104$ S $\in [0, 1]$ | 0 ≤ k ≤ 1048575 \$ ∈ [0, 1] | | | | | |
| Operation: | $\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1, \\ (W) \rightarrow WS \\ (STATUS) \rightarrow \\ (BSR) \rightarrow B \end{array}$ |):1>; , → STATU | JSS, | | | | |
| Status Affected: | None | | | | | | |
| Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) | 1110 1111 | 110s k ₁₉ kkk | k ₇ k! kkk | | kkkk ₀ kkkk ₈ | | |
| | stack. If 's' BSR regist | - | | | e unu | | |
| | respective STATUSS update occ 20-bit value CALL is a | shadow r and BSR urs (defa e 'k' is loa | egiste S. If 's ult). T ded in | ers, V 5' = 0 hen, ito P |), no the C<20:1> | | |
| Words: | respective STATUSS : update occ 20-bit value CALL is a 2 | shadow r and BSR urs (defa e 'k' is loa | egiste S. If 's ult). T ded in | ers, V 5' = 0 hen, ito P | WS,), no the C<20:1> | | |
| Cycles: | respective STATUSS update occ 20-bit value CALL is a | shadow r and BSR urs (defa e 'k' is loa | egiste S. If 's ult). T ded in | ers, V 5' = 0 hen, ito P | WS,), no) the C<20:1> | | |
| Cycles: Q Cycle Activity: | respective STATUSS s update occ 20-bit value CALL is a 2 2 | shadow r and BSR curs (defa e 'k' is loa two-cycle | egiste S. If 's ult). T ded in e instru | ers, V 5' = 0 hen, ito P | WS, the C<20:1> n. | | |
| Cycles: | respective STATUSS : update occ 20-bit value CALL is a 2 | shadow r and BSR urs (defa e 'k' is loa | egiste S. If 's ult). T ded in instru | rs, V s' = 0 hen, ito P uctio Re 'k' | WS,), no the C<20:1> | | |
| Cycles: Q Cycle Activity: Q1 Decode No | respective STATUSS i update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, | shadow r and BSR surs (defa e 'k' is loa two-cycle Q3 PUSH F stac No | egiste S. If 's ult). T ded in instru PC to k | ers, V s' = 0 hen, to P uctio Re 'k' Wri | VS, , no the C<20:1> n. Q4 ad literal <19:8>, ite to PC No | | |
| Cycles: Q Cycle Activity: Q1 Decode | respective STATUSS i update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, | shadow r and BSR surs (defa e 'k' is loa two-cycle Q3 PUSH F stac | egiste S. If 's ult). T ded in instru PC to k | ers, V s' = 0 hen, to P uctio Re 'k' Wri | VS, , no the C<20:1> n. Q4 ad literal <19:8>, ite to PC | | |
| Cycles: Q Cycle Activity: Q1 Decode No | respective STATUSS i update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, | shadow r and BSR surs (defa e 'k' is loa two-cycle Q3 PUSH F stac No | egiste S. If 's ult). T ded in instru PC to k | ers, V s' = 0 hen, ito P uctio Re 'k' Wri | VS, , no the C<20:1> n. Q4 ad literal <19:8>, ite to PC No | | |
| Cycles: Q Cycle Activity: Q1 Decode No operation | respective STATUSS i update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE | shadow r and BSR surs (defa e 'k' is loa two-cycle Q3 PUSH F stac No opera | egiste S. If 's ult). T ded in ded in the PC to k | ers, V s' = 0 hen, ito P uctio Re 'k' Wri | VS, , no the C<20:1> n. Q4 ad literal <19:8>, <u>ite to PC</u> No peration | | |

| CLRF | Clear f | | | CLRWDT | Clear Wat | tchdog Time | er |
|---|---|---------------------------|------------------------------------|-----------------|--|---|-------------|
| Syntax: | CLRF f{,a | } | | Syntax: | CLRWDT | | |
| Operands: | $0 \leq f \leq 255$ | | | Operands: | None | | |
| | a ∈[0,1] | | | Operation: | $000h \rightarrow Wl$ | , | |
| Operation: | $\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$ | | | | $000h \rightarrow WI$ $1 \rightarrow TO,$ $1 \rightarrow PD$ | OT postscaler, | |
| Status Affected: | Z | | | Status Affected | | | |
| Encoding: | 0110 | 101a fff | ff ffff | | | | 0.0 0.1 0.0 |
| Description: | | ontents of the | specified | Encoding: | 0000 | 0000 00 | |
| | lf 'a' is '1', th GPR bank (o | e BSR is use default). | nk is selected. d to select the | Description: | Watchdog | nstruction rese Timer. It also r of the WDT. Si e set. | esets the |
| | | d the extende | | Words: | 1 | | |
| | | iteral Offset A | tion operates | Cycles: | 1 | | |
| | | ever f ≤ 95 (5F | 0 | Q Cycle Activit | v: | | |
| | | 2.3 "Byte-Ori | | Q1 | Q2 | Q3 | Q4 |
| | | et Mode" for | | Decode | | Process | No |
| Words: | 1 | | | | operation | Data | operation |
| Cycles: | 1 | | | Example: | CLRWDT | | |
| Q Cycle Activity: | | | | Before Ins | | | |
| Q1 | Q2 | Q3 | Q4 | | Counter = | ? | |
| Decode | Read register 'f' | Process Data | Write register 'f' | | uction Counter = Postscaler = | 00h 0 | |
| Example: | CLRF | FLAG_REG, | 1 | TO PD | = | 1 1 | |
| Before Instru FLAG_F After Instruct FLAG_F | REG = 5Ah on | | | | | | |

| COMF | Complem | ient f | | CPFSEQ | Compare | f with W, SI | kip if f = W |
|-------------------------|-----------------------------------|--|-----------------|---------------------|----------------------------|--------------------------------------|-----------------|
| Syntax: | COMF f | {,d {,a}} | | Syntax: | CPFSEQ | f {,a} | |
| Operands: | $0 \le f \le 255$ | | | Operands: | $0 \leq f \leq 255$ | | |
| | $\textbf{d} \in [0,1]$ | | | | a ∈[0,1] | | |
| | a ∈[0,1] | | | Operation: | (f) - (W), | (14/) | |
| Operation: | $(\overline{f}) \rightarrow dest$ | | | | skip if (f) = (unsigned of | (vv) comparison) | |
| Status Affected: | N, Z | | | Status Affected: | None | ompanoon) | |
| Encoding: | 0001 | 11do EFFE EFFE | | Encoding: | 0110 | 001a ff: | ff ffff |
| Description: | | ts of register " | | Description: | Compares | the contents of | f data memory |
| | | nted. If 'd' is '0 /. If 'd' is '1', th | | | | o the contents | |
| | | (in register 'f' | | | | an unsigned s en the fetched | |
| | lf 'a' is '0', t | he Access Ba | nk is selected. | | | and a NOP is ex | |
| | | | d to select the | | instead, ma | aking this a two | o-cycle |
| | GPR bank | (default). Ind the extend | ed instruction | | instruction. | | |
| | | | ction operates | | , | he Access Bai | d to selected. |
| | in Indexed | Literal Offset / | Addressing | | GPR bank | | |
| | | never f ≤ 95 (5 | | | | nd the extende | ed instruction |
| | | .2.3 "Byte-Or ed Instruction | | | | ed, this instruc | • |
| | | set Mode" for | | | | Literal Offset A never f ≤ 95 (5l | - |
| Words: | 1 | | | | | .2.3 "Byte-Or | , |
| Cycles: | 1 | | | | | ed Instruction set Mode" for | |
| Q Cycle Activity: | | | | Words: | 1 | | uelans. |
| Q1 | Q2 | Q3 | Q4 | Cycles: | 1(2) | | |
| Decode | Read | Process | Write to | Cycles. | | ycles if skip ar | nd followed |
| | register 'f' | Data | destination | | | a 2-word instru | |
| | | | | Q Cycle Activity: | | | |
| Example: | COMF | REG, 0, 0 | | Q1 | Q2 | Q3 | Q4 |
| Before Instruc | | | | Decode | Read | Process | No |
| REG After Instructio | = 13h | | | | register 'f' | Data | operation |
| REG | = 13h | | | If skip: | 02 | 02 | 04 |
| W | = ECh | | | Q1 No | Q2 No | Q3 No | Q4 No |
| | | | | operation | operation | operation | operation |
| | | | | If skip and followe | d by 2-word in | struction: | |
| | | | | Q1 | Q2 | Q3 | Q4 |
| | | | | No | No | No | No |
| | | | | operation No | operation No | operation No | operation No |
| | | | | operation | operation | operation | operation |
| | | | | Example: | HERE | CPFSEQ REG | S. 0 |
| | | | | <u>Example:</u> | NEQUAL | : | , o |
| | | | | | EQUAL | : | |
| | | | | Before Instru | ction | | |
| | | | | PC Add | | RE | |
| | | | | W REG | = ? = ? | | |
| | | | | After Instructi | | | |
| | | | | If REG | = W | | |
| | | | | PC | | dress (EQUA | L) |
| | | | | If REG | ≠ W | | |
| | | | | PC | = Ac | dress (NEQU | AL) |

| CPF | SGT | Compare | f with W, Sk | ip if f > W | | | |
|-------------|------------------|---|---------------------|-----------------|--|--|--|
| Synta | ax: | CPFSGT | f {,a} | | | | |
| | ands: | 0 ≤ f ≤ 255 | ~ / | | | | |
| | | a ∈ [0,1] | | | | | |
| Oner | ation: | (f) - (W), | | | | | |
| opor | | skip if (f) > (| (W) | | | | |
| | | • • • • | omparison) | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | dina: | 0110 | 010a fff | f fff | | | |
| | • | | | | | | |
| Word | | Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Cycle | s. | 1(2) | | | | | |
| -) | | • • | cles if skip and | d followed | | | |
| | | by a | 2-word instru | ction. | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read | Process | No | | | |
| | | register 'f' | Data | operation | | | |
| lf sk | ip: | | | | | | |
| i | Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| IT SK | ip and followe | - | | 04 | | | |
| 1 | Q1 No | Q2 No | Q3 No | Q4 No | | | |
| | NO operation | NO operation | NO operation | NO operation | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| <u>Exam</u> | • | HERE NGREATER GREATER | CPFSGT RE : : | G, 0 | | | |
| | Before Instruc | tion | | | | | |
| | PC | | dress (HERE) |) | | | |
| | W | = ? | , | | | | |
| | After Instructio | on | | | | | |
| | If REG | > W; | | | | | |
| | PC | , | dress (GREA | FER) | | | |
| | If REG | ≤ W; | | | | | |
| | PC | = Ad | dress (NGREA | ATER) | | | |

| CPF | SLT | Compare | Compare f with W, Skip if f < W | | | | |
|-------------|------------------|---|--------------------------------------|---|--|--|--|
| Synta | ax: | CPFSLT | f {,a} | | | | |
| Oper | ands: | 0≤f≤255 a∈[0,1] | | | | | |
| Opera | ation: | (f) – (W), skip if (f) < (unsigned o | (W) comparison) | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0110 | 000a ff: | ff ffff | | | |
| Desc | ription: | location 'f' i performing If the conte contents of instruction executed ir two-cycle in If 'a' is '0', t | he Access Bar he BSR is use | of W by ubtraction. ss than the etched nd a NOP is this a nk is selected. | | | |
| Word | s: | 1 | | | | | |
| Cycle | es: | | cycles if skip ar a 2-word instru | | | | |
| QC | cle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | Decode | Read register 'f' | Process Data | No operation | | | |
| lf sk | ip: | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| If SK | ip and followed | - | | 04 | | | |
| | Q1 | Q2 | Q3 | Q4 | | | |
| | No operation | No operation | No operation | No operation | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| <u>Exan</u> | nple: | NLESS | CPFSLT REG, : : | 1 | | | |
| | Before Instruc | tion | | | | | |
| | PC W | = ? | Idress (HERE |) | | | |
| | After Instructio | | | | | | |
| | lf REG PC | < W = Ac | | \ \ | | | |
| | If REG PC | ≥ W | | | | | |
| | | | | | | | |

| DAV | V | Decimal A | djust W Re | gister | DECF | Decremer | nt f | |
|---|--|-------------------------------|--|--|--|--|--|----------------------|
| Synta | ax: | DAW | | | Syntax: | DECF f{,c | l {,a}} | |
| | ands: ation: | • | > 9] or [DC = 1 |] then, | Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | |
| | $\begin{array}{l} (W<3:0>)+6\rightarrowW<3:0>;\\ \text{else},\\ (W<3:0>)\rightarrowW<3:0> \end{array}$ | | | Operation: Status Affected: | (f) – 1 → dest C, DC, N, OV, Z | | | |
| If $[W<7:4> + DC > 9]$ or $[C = 1]$ then, $(W<7:4>) + 6 + DC \rightarrow W<7:4>;$ else, $(W<7:4>) + DC \rightarrow W<7:4>$ | | Encoding: Description: | 0000 01da ffff fff Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' | | | | | |
| Statu | s Affected: | С | | | | (default). | | nk in coloctod |
| Enco Desc | ding: ription: | resulting fro variables (e | s the eight-bit m the earlier a ach in packed es a correct pa | value in W Iddition of two BCD format) | | If 'a' is '1', the GPR bank of If 'a' is '0' a set is enable in Indexed for mode when | he BSR is use (default). nd the extend ed, this instru- Literal Offset A ever $f \le 95$ (5 | Fh). See |
| Word | ls: | 1 | | | | | .2.3 "Byte-Or | |
| Cycle | es: | 1 | | | | | d Instruction set Mode" for | |
| QC | ycle Activity: | | | | Words: | 1 | | |
| | Q1 | Q2 | Q3 | Q4 | Cycles: | 1 | | |
| | Decode | Read register W | Process Data | Write W | Q Cycle Activity: | | | |
| Exan | nple 1: | Ŭ | | | Q1 | Q2 | Q3 | Q4 |
| | | DAW | | | Decode | Read register 'f' | Process Data | Write to destination |
| | Before Instruc | ction | | | | | Dulu | destinution |
| | W C DC After Instructio | = A5h = 0 = 0 on | | | <u>Example:</u> Before Instruc <u>C</u> NT | tion = 01h | CNT, 1, 0 | |
| - | W C DC | = 05h = 1 = 0 | | | Z After Instructio CNT Z | = 0 on = 00h = 1 | | |
| | n <u>ple 2:</u> Before Instruc | tion | | | | | | |
| | W C DC After Instructio | = 0 | | | | | | |
| | W C DC | = 34h = 1 = 0 | | | | | | |

| DEC | FSZ | Decremen | it f, Skip if (| D | DCF | SNZ |
|--------|------------------|---|---|--|-------|---------------------------|
| Synta | ax: | DECFSZ f | {,d {,a}} | | Synta | ax: |
| Oper | ands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | Oper | ands: |
| Oper | ation: | (f) – $1 \rightarrow de$ skip if result | | | Oper | ation: |
| Statu | is Affected: | None | | | Statu | s Affected: |
| Enco | oding: | 0010 | 11da ff | ff ffff | Enco | ding: |
| Desc | ription: | decremente placed in W placed back If the result which is alre and a NOP is it a two-cycl If 'a' is '0', th If 'a' is '0', th GPR bank (If 'a' is '0' ar set is enable in Indexed L mode when Section 25. Bit-Oriente | e instruction. The Access Ba the BSR is use default). The the extend the extend ed, this instru- tieral Offset λ ever f \leq 95 (5 2.3 "Byte-Or | the result is ne result is (default). t instruction, is discarded stead, making nk is selected. d to select the ed instruction ction operates Addressing Fh). See :iented and is in Indexed | Desc | ription: |
| Word | ds: | 1 | | dotano. | | |
| Cycle | es: | 1(2) | | | Word | ls: |
| -, | | Note: 3 cy | cles if skip ar 2-word instru | | Cycle | es: |
| QC | ycle Activity: | 0.0 | <u></u> | | 0.0 | ycle Activity: |
| | Q1 | Q2 Read | Q3 Process | Q4 Write to | QO | Q1 |
| | Decode | register 'f' | Data | destination | | Decode |
| lf sk | ip: | <u> </u> | | 11 | | |
| | Q1 | Q2 | Q3 | Q4 | lf sk | ip: |
| | No | No | No | No | | Q1 |
| 16 - 1 | operation | operation | operation | operation | | No operation |
| IT SK | Q1 | d by 2-word ins Q2 | | Q4 | lf sk | ip and followed |
| | No | No | Q3 No | No | | Q1 |
| | operation | operation | operation | operation | | No |
| | No | No | No | No | | operation |
| | operation | operation | operation | operation | | No |
| _ | | | | | | operation |
| Exan | <u>npie:</u> | HERE | DECFSZ GOTO | CNT, 1, 1 LOOP | Exan | nple: |
| | | CONTINUE | 0010 | 1001 | | - <u>+</u> |
| | Before Instruc | tion | | | | |
| | PC | = Address | (HERE) | | | Before Instruct |
| | After Instructio | on = CNT – 1 | | | | TEMP After Instruction |
| | If CNT | = 0; | | | | TEMP |
| | PC If CNT | = Address ≠ 0; | (CONTINUE | 2) | | If TEMP PC |
| | PC | | (HERE + 2 | 2) | | If TEMP |
| | | | | | | PC |

| ••• | •••• | 2001011101 | | |
|-------|--------------------------|--|---|---|
| ynta | ax: | DCFSNZ | f {,d {,a}} | |
| per | ands: | $0 \leq f \leq 255$ | | |
| | | d ∈ [0,1] | | |
| | | a ∈[0,1] | | |
| per | ation: | (f) – 1 \rightarrow de | , | |
| | a Affa ata di | skip if resul | ι≠ 0 | |
| | s Affected: | None | |] |
| | ding: | 0100 | 11da fff | |
| esc | ription: | decremente placed in W placed back If the result instruction, discarded a instead, ma instruction. If 'a' is '0', tt If 'a' is '0', tt GPR bank (If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente | ts of register 'f ed. If 'd' is '0', t '. If 'd' is '1', the k in register 'f' is not '0', the i which is alread nd a NOP is ex- king it a two-c he Access Ban he BSR is used (default). Ind the extended ed, this instruct Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions set Mode" for | he result is e result is (default). hext dy fetched, is recuted ycle k is selected. d to select the ed instruction tion operates (ddressing Fh). See ented and s in Indexed |
| /ord | s. | 1 | | |
| ycle | | 1(2) | | |
| yore | | • • | cycles if skip a | nd followed |
| | | by | a 2-word instr | uction. |
| C C | ycle Activity: | | | |
| 1 | Q1 | Q2 | Q3 | Q4 |
| | Decode | Read register 'f' | Process Data | Write to destination |
| f ski | in [.] | register i | Dala | uestination |
| | Q1 | Q2 | Q3 | Q4 |
| 1 | No | No | No | No |
| | operation | operation | operation | operation |
| fski | ip and followed | d by 2-word in | struction: | |
| | Q1 | Q2 | Q3 | Q4 |
| | No | No | No | No |
| | operation | operation | operation | operation |
| | No | No | No | No |
| | operation | operation | operation | operation |
| xam | <u>iple:</u> | HERE I | OCFSNZ TEM | P, 1, 0 |
| | | | : | |
| | Before Instruc | NZERO : tion | : | |
| | TEMP | = | ? | |
| | After Instructic TEMP | on = | TEMP – 1 | |
| | If TEMP | = | 0; | |
| | PC If TEMP | = ≠ | Address (2 | ERO) |
| | | | | |

≠ =

Decrement f, Skip if Not 0

0; Address (NZERO)

| GOT | ю | Uncondit | ional Brar | ch | | INCF | | Incremer | nt f | | |
|-------------|--------------------------|---|--|----------------|--|------------------|--|---|---|---|--|
| Synta | ax: | GOTO k | GOTO k | | | Synta | x: | INCF f{, | d {,a}} | | |
| Oper | ands: | $0 \le k \le 104$ | $0 \leq k \leq 1048575$ | | Opera | inds: | $0 \le f \le 255$ | $0 \leq f \leq 255$ | | | |
| Oper | ation: | $k \rightarrow PC<20$ |):1> | | | | | $d \in [0, 1]$ | | | |
| Statu | s Affected: | None | | | | Opera | tion: | $a \in [0, 1]$ (f) + 1 \rightarrow c | oct | | |
| | ord (k<7:0>) | 1110 | | ,kkk | kkkk ₀ | Status | Affected: | $(1) \downarrow \downarrow \downarrow \downarrow 0$ $C, DC, N,$ | | | |
| 2nd ۱ | word(k<19:8>) | 1111 | k ₁₉ kkk k | kkk | kkkk ₈ | Encod | ling: | 0010 | 10da | ffff | ffff |
| Desc | ription: | anywhere v 2-Mbyte m value 'k' is | vs an uncon within entire emory range loaded into ways a two-r | . The PC<20 | 20-bit | Descr | iption: | The conter incremente placed in V placed bac If 'a' is '0', If 'a' is '1', | ed. If 'd' is V. If 'd' is k in regis the Acces the BSR i | 6 '0', the r '1', the re ter 'f' (de ss Bank is s used to | esult is esult is fault). s selected. |
| Word | ls: | 2 | | | | | | GPR bank If 'a' is '0' a | · , | | nstruction |
| Cycle | es: | 2 | | | | | | set is enab | oled, this i | nstructio | n operates |
| QC | ycle Activity: | | | | | | | in Indexed mode whe | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | Section 2 | | · · · | |
| | Decode | Read literal 'k'<7:0>, | No operation | ʻk | ead literal c'<19:8>, rite to PC | | | Bit-Orient Literal Off | | | |
| | No | No | No | vv | No | Words | 8: | 1 | | | |
| | operation | operation | operation | 0 | peration | Cycle | s: | 1 | | | |
| | | | | | | Q Cy | cle Activity: | | | | |
| <u>Exan</u> | nple: | GOTO THE | RE | | | - | Q1 | Q2 | Q3 | | Q4 |
| | After Instructio PC = | n Address (T | HERE) | | | | Decode | Read register 'f' | Proce Data | | Write to estination |
| | | | | | | <u>Exam</u> E | <u>ple:</u> Before Instruc CNT Z C | INCF etion = FFh = 0 = ? | CNT, | 1, 0 | |
| | | | | | | | DC After Instructi | = ? | | | |

After Instruction

=

= = = 1 1 1

00h

CNT Z C DC

| INCF | SZ | Increment f, Skip if 0 | | | | | |
|-------------|-------------------------------|--|---|---|--|--|--|
| Synta | ax: | INCFSZ f | {,d {,a}} | | | | |
| Oper | ands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | d ∈ [0,1] | | | | |
| Oper | ation: | (f) + $1 \rightarrow de$ skip if result | | | | | |
| Statu | s Affected: | None | | | | | |
| Enco | ding: | 0011 | 11da ff: | ff ffff | | | |
| Desc | ription: | incremented placed in W placed back If the result which is alre and a NOP is it a two-cycl If 'a' is '0', tf If 'a' is '1', tf GPR bank (If 'a' is '0' an set is enable in Indexed L mode when Section 25. Bit-Oriente | e instruction. ne Access Ban ne BSR is use default). nd the extende | he result is ne result is (default). t instruction, is discarded stead, making nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed | | | |
| Word | le. | 1 | | dotano. | | | |
| Cycle | es: | • | cles if skip and 2-word instru | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 Decode | Q2 Read | Q3 Process | Q4 Write to | | | |
| | Decode | register 'f' | Data | destination | | | |
| lf sk | ip: | | | | | | |
| i | Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| lf old | operation | operation d by 2-word ins | operation | operation | | | |
| 11 5K | Q1 | Q2 | Q3 | Q4 | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| | No | No | No | No | | | |
| | operation | operation | operation | operation | | | |
| <u>Exan</u> | nple: | HERE I NZERO : ZERO : | | NT, 1, 0 | | | |
| | Before Instruc | | | | | | |
| | PC After Instructic CNT | = Address on = CNT + 1 | | | | | |
| | If CNT PC | = 0; = Address | | | | | |
| | If CNT PC | ≠ 0; | (NZERO) | | | | |
| | 10 | 7001633 | (1021210) | | | | |

| INFS | SNZ | Increment f, Skip if Not 0 | | | | |
|-------------|------------------|--|---|---|--|--|
| Synta | ax: | INFSNZ f | {,d {,a}} | | | |
| Oper | ands: | $0 \leq f \leq 255$ | | | | |
| | | d ∈ [0,1] | | | | |
| | | a ∈[0,1] | | | | |
| Oper | ation: | (f) + 1 \rightarrow de | | | | |
| <u> </u> | | skip if resul | t ≠ 0 | | | |
| | is Affected: | None | | | | |
| | oding: | 0100 | 10da ffi | | | |
| | ription: | incrementer placed in W placed back If the result instruction, | ts of register 'f d. If 'd' is '0', th /. If 'd' is '1', th k in register 'f' is not '0', the which is alread and a NOP is ex | ne result is e result is (default). next dy fetched, is | | |
| | | | king it a two-c | | | |
| | | instruction. | | <i>y</i> 0.0 | | |
| | | | he Access Bar | | | |
| | | , | he BSR is use | d to select the | | |
| | | GPR bank (| nd the extende | ed instruction | | |
| | | | ed, this instruc | | | |
| | | in Indexed I | Literal Offset A | ddressing | | |
| | | | ever $f \le 95$ (5) | , | | |
| | | | .2.3 "Byte-Ori d Instruction | | | |
| | | | set Mode" for | | | |
| Word | ls: | 1 | | | | |
| Cycle | | 1(2) | | | | |
| -) | | Note: 3 cycles if skip and followed | | | | |
| | | by | a 2-word instr | uction. | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read | Process | Write to | | |
| | | register 'f' | Data | destination | | |
| lf sk | • | | | _ | | |
| | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| lf ck | operation | operation | operation | operation | | |
| 11 51 | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| | No | No | No | No | | |
| | operation | operation | operation | operation | | |
| <u>Exar</u> | nple: | HERE I ZERO NZERO | INFSNZ REG | , 1 , 0 | | |
| | Before Instruc | tion | | | | |
| | PC | | G (HERE) | | | |
| | After Instructio | | 1 | | | |
| | REG If REG | = REG + ≠ 0; | I | | | |
| | PC | = Address | (NZERO) | | | |
| | If REG PC | = 0; = Address | S (ZERO) | | | |
| | | | | | | |

IORWF

| IOR | LW | Inclusive | OR Lite | eral with | w | | |
|--------|----------------|------------------------------------|-----------------|-----------|-----------|--|--|
| Synta | ax: | IORLW k | | | | | |
| Oper | ands: | $0 \le k \le 255$ | 5 | | | | |
| Oper | ation: | (W) .OR. k | \rightarrow W | | | | |
| Statu | s Affected: | N, Z | | | | | |
| Enco | ding: | 0000 | 1001 | kkkk | kkkk | | |
| Desc | ription: | The conter eight-bit lite W. | | | | | |
| Word | ls: | 1 | 1 | | | | |
| Cycle | es: | 1 | | | | | |
| QC | ycle Activity: | | | | | | |
| | Q1 | Q2 | Q3 | 3 | Q4 | | |
| Decode | | Read literal 'k' | Proce Dat | | rite to W | | |
| Exan | nple: | IORLW | 35h | | | | |
| | Before Instruc | tion | | | | | |

| Syntax: | IORWF f {,d {,a}} | | | | | |
|-------------------|--|---|--|--|--|--|
| Operands: | 0 ≤ f ≤ 255 d ∈ [0, 1] a ∈ [0, 1] | | | | | |
| Operation: | (W) .OR. (f) \rightarrow dest | | | | | |
| Status Affected: | N, Z | | | | | |
| Encoding: | 0001 00da ffff | ffff | | | | |
| Description: | '0', the result is placed in W. the result is placed back in re (default). If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank (default). If 'a' is '0' and the extended i set is enabled, this instruction in Indexed Literal Offset Add mode whenever $f \le 95$ (5Fh). Section 25.2.3 "Byte-Orient Bit-Oriented Instructions in Literal Offset Mode" for det | If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 Q3 | Q4 | | | | |
| Decode | | Write to estination | | | | |
| Example: | IORWF RESULT, 0, 1 | | | | | |

Inclusive OR W with f

| ampie: | 10 | RWF' |
|------------------|------|------|
| Before Instruct | tion | |
| RESULT | = | 13h |
| W | = | 91h |
| After Instructio | n | |
| RESULT | = | 13h |
| W | = | 93h |

W

After Instruction W =

=

9Ah

= BFh

| LFS | R | Load FSF | र | | м | DVF | Move f | | |
|-------|------------------|---|-------------------------------------|---|----|------------------------------|--|---|---|
| Synta | ax: | LFSR f, k | | | Sy | ntax: | MOVF f{ | ,d {,a}} | |
| Oper | ands: | $\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$ | 15 | | Ор | erands: | $0 \le f \le 255$ $d \in [0, 1]$ | | |
| Oper | ation: | $k\toFSRf$ | | | | | a ∈[0,1] | | |
| Statu | s Affected: | None | | | Ор | eration: | $f \rightarrow dest$ | | |
| Enco | ding: | 1110 1111 | | ff k ₁₁ kkk kk kkkk | | tus Affected: coding: | N, Z | 00da ff | ff ffff |
| Desc | ription: | | literal 'k' is loa Register poin | | De | scription: | | ts of register 'f n dependent | " are moved to upon the |
| Word | ls: | 2 | | | | | | . If 'd' is '0', th | |
| Cycle | | 2 | | | | | placed bacl | /. If 'd' is '1', th k in register 'f' can be anywh | (default). |
| QU | ycle Activity: | Q2 | Q3 | Q4 | | | 256-byte ba | • | |
| | Q1 Decode | Read literal 'k' MSB | Process Data | Write literal 'k' MSB to FSRfH | | | If 'a' is '1', t GPR bank If 'a' is '0' a | he BSR is use (default). nd the extend | nk is selected. ed to select the ed instruction ction operates |
| Exam | Decode | Read literal 'k' LSB | Process Data | Write literal 'k' to FSRfL | | | in Indexed mode when Section 25 Bit-Oriente | Literal Offset / never f ≤ 95 (5 . 2.3 "Byte-O r | Addressing Fh). See iented and is in Indexed |
| | After Instructio | | | | Wo | ords: | 1 | | |
| | FSR2H FSR2L | = 03 = AE | | | | cles: | 1 | | |
| | | | | | | Cycle Activity: | | | |
| | | | | | - | Q1 | Q2 | Q3 | Q4 |
| | | | | | | Decode | Read register 'f' | Process Data | Write W |
| | | | | | Ex | ample: | MOVF RI | EG, 0, 0 | |
| | | | | | | Before Instruc | | | |
| | | | | | | REG W | = 22 = FF | | |
| | | | | | | After Instructio REG W | | h | |

| MOVFF | Move f to | o f | | |
|--|--|--|---|---|
| Syntax: | MOVFF f | s,f _d | | |
| Operands: | $\begin{array}{l} 0 \leq f_s \leq 40 \\ 0 \leq f_d \leq 40 \end{array}$ | | | |
| Operation: | $(f_s) \to f_d$ | | | |
| Status Affected: | None | | | |
| Encoding: 1st word (source) 2nd word (destin.) | 1100 1111 | ffff ffff | ffff ffff | ffff _s ffff _d |
| Worde: | moved to a Location o in the 4096 FFFh) and can also b FFFh. Either sou (a useful s MOVFF is transferrin peripheral buffer or a The MOVFT PCL, TOS destination | f source " 6-byte dat l location e anywhe rce or des pecial situ particular g a data n register (s n I/O port F instructi U, TOSH | f_s can be a space (C of destination cauation). It useful for a stination cauation). It useful for a stination of the state of th | anywhere 000h to $ion 'f_d'$ 00h to an be W or cation to a e transmit use the |
| Words: | 2 | | | |
| Cycles: | 2 (3) | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | 3 | Q4 |

| MOVLB | Move Liter | ral to Lo | w Nib | ble i | in BSR |
|-------------------------|---|-------------------------|-------------|-------|----------------------|
| Syntax: | MOVLW k | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | |
| Operation: | $k \to BSR$ | | | | |
| Status Affected: | None | | | | |
| Encoding: | 0000 | 0001 | kkkł | c | kkkk |
| Description: | The eight-bi Bank Select BSR<7:4> a of the value | t Register Iways rei | (BSR). | The | value of |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Q Cycle Activity: | | | | | |
| Q1 | Q2 | G | 13 | | Q4 |
| Decode | Read literal 'k' | | cess ata | | te literal to BSR |
| Example: | MOVLB | 5 | | | |
| Before Instru BSR Re | gister = 0 |)2h | | | |

After Instruction

BSR Register = 05h

| Q1 | Q2 | Q3 | Q4 |
|--------|-------------------------------------|-----------------|---------------------------------|
| Decode | Read register 'f' (src) | Process Data | No operation |
| Decode | No operation No dummy read | No operation | Write register 'f' (dest) |

Example: MOVFF REG1, REG2

| Before Instruction REG1 | = | 33h |
|----------------------------|---|-----|
| REG2 | = | 11h |
| After Instruction | | |
| REG1 | = | 33h |
| REG2 | = | 33h |

| MO\ | /LW | Move Literal to W | | | | |
|-------------|-------------------|---------------------|---|------|------------|--|
| Synta | ax: | MOVLW | MOVLW k | | | |
| Operands: | | $0 \le k \le 25$ | $0 \le k \le 255$ | | | |
| Oper | ation: | $k\toW$ | | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0000 | 1110 | kkkk | kkkk | |
| Desc | ription: | The eight- | The eight-bit literal 'k' is loaded into W. | | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | 5 | Q4 | |
| | Decode | Read literal 'k' | Proce Dat | | Write to W | |
| | | | | | | |
| <u>Exan</u> | nple: | MOVLW | 5Ah | | | |
| | After Instruction | n | | | | |
| | W | = 5Ah | | | | |

| MOVWF | Move W te | o f | |
|-------------------|--|--------------------------------|--|
| Syntax: | MOVWF | f {,a} | |
| Operands: | 0≤f≤255 a∈[0,1] | | |
| Operation: | $(W) \to f$ | | |
| Status Affected: | None | | |
| Encoding: | 0110 | 111a ff: | ff ffff |
| | 256-byte ba If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente | he Access Bai he BSR is use | hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Q Cycle Activity: | | | |
| | | | |
| Q1 | Q2 | Q3 | Q4 |
| Q1 Decode | Q2 Read register 'f' | Q3 Process Data | Q4 Write register 'f' |
| | Read register 'f' | Process | Write |
| Decode | Read register 'f' | Process Data | Write |
| Decode | Read register 'f' MOVWF I tion = 4Fh = FFh | Process Data | Write |

| MULLW | Multiply I | _iteral with | W | MULW |
|-----------------------------|--|-------------------------------------|--|----------|
| Syntax: | MULLW | k | | Syntax: |
| Operands: | $0 \le k \le 255$ | i | | Operan |
| Operation: | (W) x k \rightarrow | PRODH:PROI | DL | |
| Status Affected: | None | | | Operati |
| Encoding: | 0000 | 1101 kkl | kk kkkk | Status A |
| Description: | An unsigne | d multiplicatio | n is carried | Encodir |
| | 8-bit literal placed in th pair. PROD W is uncha None of the Note that n possible in | e Status flags a either Overflov | result is RODL register e high byte. are affected. w nor Carry is . A Zero result | Descrip |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activity: | | | | |
| Q1 | Q2 | Q3 | Q4 | |
| Decode | Read literal 'k' | Process Data | Write registers PRODH: PRODL | |
| Example: Before Instruct | MULLW | 0C4h | | |
| W | uon = E2 | Ph | | Words: |
| PRODH | = ? | .11 | | Cycles: |
| PRODL After Instructio | = ? | | | Q Cycl |
| W | = E2 | 2h | | |
| PRODH PRODL | = AE = 08 | Dh | | |

| MULWF | Multiply | W with f | |
|---|--|--|---|
| Syntax: | MULWF | f {,a} | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | 5 | |
| Operation: | (W) x (f) – | → PRODH:PR | ODL |
| Status Affected: | None | | |
| Encoding: | 0000 | 001a ff | ff ffff |
| Description: | out betwee register file result is st register pa high byte. unchange None of th Note that r possible ir result is po If 'a' is '0', selected. I to select th If 'a' is '0' a set is enal operates i Addressin $f \leq 95$ (5FH "Byte-Ori | e location 'f'. 1 ored in the PR air. PRODH cc Both W and 'f d. the Status flags neither Overflo this operation ossible but no the Access B f 'a' is '1', the ne GPR bank and the extend oled, this instri- n Indexed Lite g mode when n). See Section ented and Bit ns in Indexed | s of W and the The 16-bit RODH:PRODL ontains the " are affected. ow nor Carry is n. A Zero t detected. ank is BSR is used (default). ded instruction uction aral Offset ever on 25.2.3 |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Q Cycle Activity: | | | |
| Q1 | Q2 | Q3 | Q4 |
| Decode | Read register 'f' | Process Data | Write registers PRODH: PRODL |
| Fuerenles | | | |
| Example: | MULWF | REG, 1 | |
| Before Instruc W | tion = C4 | ۱h | |
| REG PRODH PRODL After Instructio | = B5 = ? = ? | | |
| W REG PRODH PRODL | = C4 = B5 = 8A = 94 | ih N | |

| NEGF | Negate f |
|-------------------|---|
| Syntax: | NEGF f {,a} |
| Operands: | $0 \le f \le 255$ $a \in [0, 1]$ |
| Operation: | $(\overline{f}) + 1 \rightarrow f$ |
| Status Affected: | N, OV, C, DC, Z |
| Encoding: | 0110 110a ffff ffff |
| Description: | Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. |
| Words: | 1 |
| Cycles: | 1 |
| Q Cycle Activity: | |

| NOF | , | No Opera | ation | | | |
|-------|----------------|-----------------|--------------|------------|---|--------------|
| Synta | ax: | NOP | | | | |
| Oper | ands: | None | None | | | |
| Oper | ation: | No operation | No operation | | | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0000 1111 | 0000 xxxx | 000 xxx | - | 0000 xxxx |
| Desc | ription: | No operation | on. | | | |
| Word | s: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q | 3 | C | Q4 |
| | Decode | No operation | No opera | - | - | lo ration |

Example:

None.

| Q1 | Q2 | Q3 | Q4 |
|--------|--------------|---------|--------------|
| Decode | Read | Process | Write |
| | register 'f' | Data | register 'f' |

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

© 2009 Microchip Technology Inc.

| POP | | Рор Тор | Pop Top of Return Stack | | | | |
|-------------|-----------------------------------|---|---|--|---------------------------------|---|--|
| Synta | x: | POP | | | | | |
| Opera | ands: | None | | | | | |
| Opera | ation: | $(TOS) \rightarrow b$ | it bucket | | | | |
| Status | Affected: | None | None | | | | |
| Encod | ding: | 0000 | 0000 | 0000 |) | 0110 | |
| Descr | iption: | The TOS v stack and is then becom was pushed This instruct the user to stack to inc | s discard nes the p d onto th ction is p properly | led. The previous e returr rovided manag | e T(va sta to e th | DS value lue that ack. enable ne return | |
| Words | s: | 1 | | | | | |
| Cycle | s: | 1 | | | | | |
| Q Cy | cle Activity: | | | | | | |
| _ | Q1 | Q2 | Q | 3 | | Q4 | |
| | Decode | No operation | POP 1 valu | | op | No peration | |
| <u>Exam</u> | <u>ple:</u> | POP GOTO | NEW | | | | |
| E | Before Instruc TOS Stack (1 | tion evel down) | |)031A2)14332 | | | |
| A | After Instructic TOS PC | n | - |)14332 NEW | ſ | | |

| PUS | н | Push Top | of R | eturn S | tack |
|-------|-------------------------------|---|-------------------------------------|--|--|
| Synta | ax: | PUSH | | | |
| Oper | ands: | None | | | |
| Oper | ation: | (PC + 2) \rightarrow | TOS | | |
| Statu | s Affected: | None | | | |
| Enco | ding: | 0000 | 0000 | 000 | 00 0101 |
| Desc | ription: | The PC + 2 the return s value is pus This instruc software sta then pushin | tack. shed c tion a ack by | The prev lown on t llows imp modifyir | ious TOS the stack. plementing a ng TOS and |
| Word | ls: | 1 | | | |
| Cycle | es: | 1 | | | |
| QC | ycle Activity: | | | | |
| | Q1 | Q2 | | Q3 | Q4 |
| | Decode | PUSH PC + 2 onto return stack | | No eration | No operation |
| Exan | <u>nple:</u> | PUSH | | | |
| | Before Instruc TOS PC | tion | = = | 345Ah 0124h | |
| | After Instructio PC TOS | วท | = | 0126h 0126h | |

| RCA | LL | Relative C | Call | | RES | SET | Reset | | | |
|-------|----------------|---|--------------------------------------|----------------|-----------|------------------------------|-----------------------------|-------|--------|----------|
| Synta | ax: | RCALL n | | | Synt | ax: | RESET | | | |
| Oper | ands: | -1024 ≤ n ≤ | 1023 | | Oper | rands: | None | | | |
| Oper | ation: | (PC) + 2 → (PC) + 2 + 2 | , | | Oper | ration: | Reset all re affected by | • | | hat are |
| Statu | s Affected: | None | | | Statu | is Affected: | All | | | |
| Enco | ding: | 1101 | 1nnn nni | nn nnnn | Enco | oding: | 0000 | 0000 | 1111 | 1111 |
| Desc | ription: | Subroutine call with a jump up to 1K from the current location. First, return | | Desc | cription: | This instruction execute a l | | | | |
| | | | C + 2) is push | | Word | ds: | 1 | | | |
| | | | i, add the 2's c ' to the PC. Sir | complement | Cycle | es: | 1 | | | |
| | | have incren | nented to fetch | n the next | QC | ycle Activity: | | | | |
| | | , | the new addre | | | Q1 | Q2 | Q3 | 5 | Q4 |
| | | two-cycle in | | 1011 15 a | | Decode | Start | No | | No |
| Word | ls: | 1 | | | | | Reset | opera | tion c | peration |
| Cycle | es: | 2 | | | E | | | | | |
| | vcle Activity: | | | | Exar | | RESET | | | |
| | Q1 | Q2 | Q3 | Q4 | | After Instructi Register | | /alue | | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | Flags* | = Reset \ | | | |
| | | PUSH PC | | | | | | | | |
| | | to stack | | | | | | | | |
| | No | No | No | No | | | | | | |
| | operation | operation | operation | operation | | | | | | |

Example: HERE RCALL Jump

> Before Instruction PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

| RET | FIE | Return fr | Return from Interrupt | | | | | |
|-----------------------------------|--------------------------------|--|---|----------------------|---|--|--|--|
| Synta | ax: | RETFIE { | RETFIE {s} | | | | | |
| Oper | ands: | S ∈ [0,1] | S ∈ [0, 1] | | | | | |
| Operation: | | $1 \rightarrow GIE/G$ if s = 1, (WS) \rightarrow W (STATUSS (BSRS) \rightarrow | $(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL};$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged | | | | | |
| Statu | s Affected: | GIE/GIEH, | PEIE/GI | EL | | | | |
| Enco | ding: | 0000 | 0000 | 000 | l 000s | | | |
| Description: | | and Top-of the PC. Int setting eith global inter contents or STATUSS their correst | Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update | | | | | |
| Word | ls: | 1 | o () | | | | | |
| Cycle | es: | 2 | | | | | | |
| • | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 5 | Q4 | | | |
| | Decode | No operation | Nc opera | tion | POP PC from stack Set GIEH or GIEL | | | |
| | No operation | No operation | No opera | | No operation | | | |
| Example: After Interrupt PC | | RETFIE | | TOS | | | | |
| | W BSR STATUS GIE/GIEF | I, PEIE/GIEL | = E = S | VS 3SRS STATUS | SS | | | |

| RETLW | | Return Li | Return Literal to W | | | | | |
|--------------|-----------------------------|--|--|------|------|--------------------------|--|--|
| Synta | ax: | RETLW k | RETLW k | | | | | |
| Oper | ands: | $0 \le k \le 255$ | | | | | | |
| Operation: | | · · · | $k \rightarrow W$, (TOS) \rightarrow PC, PCLATU, PCLATH are unchanged | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0000 | 1100 | kkk | k | kkkk | | |
| Description: | | The progra top of the s The high a | W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged. | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | 2 | 2 | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | 5 | G | 24 | | |
| | Decode | Read literal 'k' | Proce Dat | | from | P PC stack, e to W | | |
| | No | No | No |) | Ν | lo | | |
| | operation | operation | opera | tion | oper | ation | | |
| <u>Exan</u> | n ple: Call Table | ; W conta | ins tak | ole | | | | |

```
CALL TABLE ; W contains tabl
; offset value
; W now has
; table value
:
TABLE
ADDWF PCL ; W = offset
RETLW k0 ; Begin table
RETLW k1 ;
:
RETLW kn ; End of table
```

Before Instruction

| W | = | 07h |
|---------------|------|-------------|
| After Instruc | tion | |
| W | = | value of kn |

| RET | URN | Return from Subroutine | | | | | | |
|--------------|----------------|---|---|--------|----------|--|--|--|
| Synta | ax: | RETURN | {s} | | | | | |
| Oper | ands: | S ∈ [0,1] | S ∈ [0, 1] | | | | | |
| Oper | ation: | if s = 1, (WS) \rightarrow W, (STATUSS) (BSRS) \rightarrow | · | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0000 | 0000 | 0001 | 001s | | | |
| Description: | | popped and is loaded in 's'= 1, the c registers, W are loaded registers, W | Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default) | | | | | |
| Word | ls: | 1 | | | | | | |
| Cycle | es: | 2 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q | 3 | Q4 | | | |
| | Decode | No | Proce | | POP PC | | | |
| | | operation | Dat | a fr | om stack | | | |
| | No | No | No | | No | | | |
| | operation | operation | opera | tion o | peration | | | |
| <u>Exan</u> | nple: | RETURN | | | | | | |

| Examp | ole: |
|-------|------|
| | |

After Instruction: PC = TOS

| RLCF | Rotate Le | eft f through | Carry |
|--|---|--|--|
| Syntax: | RLCF f | {,d {,a}} | |
| Operands: | $0 \leq f \leq 255$ | | |
| | $d \in [0, 1]$ | | |
| • | a ∈[0,1] | | |
| Operation: | $(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$ | | |
| Status Affected: | C, N, Z | | |
| Encoding: | 0011 | 01da ffi | ff ffff |
| Description: | one bit to ti flag. If 'd' is W. If 'd' is ' in register If 'a' is '0', selected. If select the 0 | the Access Ba 'a' is '1', the B GPR bank (de | the Carry is placed in s stored back unk is ISR is used to fault). |
| | set is enab operates ir Addressing f ≤ 95 (5Fh "Byte-Orie | Ind the extend led, this instru Indexed Liter mode whene). See Section ented and Bit- ns in Indexed details. | ction al Offset ver 1 25.2.3 Oriented Literal Offset |
| Manta | set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for | led, this instru h Indexed Liter mode whene). See Section mted and Bit- ns in Indexed details. | ction al Offset ver 1 25.2.3 Oriented Literal Offset |
| Words: | set is enab operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C | led, this instru h Indexed Liter mode whene). See Section mted and Bit- ns in Indexed details. | ction al Offset ver 1 25.2.3 Oriented Literal Offset |
| Cycles: | set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for | led, this instru h Indexed Liter mode whene). See Section mted and Bit- ns in Indexed details. | ction al Offset ver 1 25.2.3 Oriented Literal Offset |
| Cycles: Q Cycle Activity: | set is enab operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 | led, this instru n Indexed Liter g mode whene). See Sectior ented and Bit- ns in Indexed details. → registe | ction ral Offset ver 1 25.2.3 Oriented Literal Offset |
| Cycles: | set is enab operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C | led, this instru h Indexed Liter mode whene). See Section mted and Bit- ns in Indexed details. | ction al Offset ver 1 25.2.3 Oriented Literal Offset |
| Cycles: Q Cycle Activity: Q1 | set is enab operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 2 | led, this instru n Indexed Liter mode whene). See Sectior ented and Bit- ns in Indexed details. → registe | ction ral Offset ver n 25.2.3 Oriented Literal Offset er f Q4 |
| Cycles: Q Cycle Activity: Q1 | set is enab operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 2 2 Read | led, this instru n Indexed Liter mode whene). See Sectior ented and Bit- ns in Indexed details. ← registe Q3 Process | ction al Offset ver 125.2.3 Oriented Literal Offset er f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instruct REG C | set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 Q2 Read register 'f' RLCF ttion = 1110 (= 0 | led, this instru n Indexed Liter mode whene). See Sectior inted and Bit- is in Indexed details. | ction al Offset ver 125.2.3 Oriented Literal Offset er f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instruct REG | set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 Q2 Read register 'f' RLCF ttion = 1110 (= 0 | led, this instru n Indexed Liter mode whene). See Sectior inted and Bit- is in Indexed details. | ction al Offset ver 125.2.3 Oriented Literal Offset er f Q4 Write to destination |
| Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction | set is enable operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 Q2 Read register 'f' RLCF etion = 1110 C | led, this instru n Indexed Liter mode whene). See Sectior inted and Bit- is in Indexed details. | ction al Offset ver 125.2.3 Oriented Literal Offset er f Q4 Write to destination |

| RLNCF Rotate Left f (No Carry) | | | | | | | | |
|--------------------------------|--|---|--|----------------------|--|--|--|--|
| Synt | ax: | RLNCF | f {,d {,a}} | | | | | |
| Oper | rands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | d ∈ [0,1] | | | | | |
| Oper | ration: | $(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$ | | | | | | |
| Statu | is Affected: | N, Z | | | | | | |
| Enco | oding: | 0100 | 01da ff | ff ffff | | | | |
| | pription: | one bit to th is placed in stored back If 'a' is '0', th If 'a' is '1', th GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 25 Bit-Oriente | The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Word | ds: | 1 | | | | | | |
| Cycle | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read register 'f' | Process Data | Write to destination | | | | |
| <u>Exar</u> | nple: | RLNCF | REG, 1, | 0 | | | | |
| | Before Instruc REG After Instructio REG | = 1010 1 | 011 | | | | | |
| | REG | - 0101 0 | 111 | | | | | |

| RRC | F | R | otate R | ight f th | nroug | h Carry |
|-------|-------------------|---|---|---|---|--|
| Synta | ax: | R | RCF f | {,d {,a}} | | |
| Oper | ands: | 0 | ≤ f ≤ 255 | 5 | | |
| | | | ∈ [0,1] | | | |
| | | а | ∈[0,1] | | | |
| Oper | ation: | (f | $<$ n>) \rightarrow ($<$ 0>) \rightarrow (C) \rightarrow des | | 1>, | |
| Statu | s Affected: | С | , N, Z | | | |
| Enco | dina: | Г | 0011 | 00da | fft | f ffff |
| | ription: | | | | | ' are rotated |
| | | or fla If If If G If So If So B | he bit to f ag. If 'd' is 'd' is '1', agister 'f' 'a' is '0', 'a' is '0', 'a' is '1', PR bank 'a' is '0' et is enal Indexed ode whe ection 2 it-Orient | the right s '0', the the resu (default) the Acce the BSR c (default) and the e oled, this L Literal C never f ≤ 5.2.3 "B ted Instri fset Mod | through result i lt is pla ess Bar is use). extende instruc Offset A 595 (5F yte-Ori uction | n the Carry s placed in W. iced back in hk is selected. d to select the ed instruction ction operates iddressing Fh). See ented and s in Indexed details. |
| Word | ls: | 1 | | | | |
| Cycle | es: | 1 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | | Q2 | Q | 3 | Q4 |
| | Decode | | Read gister 'f' | Proc Da | | Write to destination |
| | | | 0 | | | |
| Exan | nple: | R | RCF | REG, | 0, (|) |
| | Before Instruc | tion | | | | |
| | REG C | = = | 1110 0 | 0110 | | |
| | After Instruction | n | | | | |
| | REG | = | 1110 | 0110 | | |
| | W | = | 0111 | 0011 | | |
| | С | = | 0 | | | |

| RRNG | CF | Rotate F | Right f (N | o Car | ry) | |
|--|---|--|---|--------------------------|----------------|--|
| Syntax | C. | RRNCF | f {,d {,a}} | | | |
| Opera | nds: | 0≤f≤255 d∈[0,1] a∈[0,1] | 5 | | | |
| Opera | tion: | $(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ | dest <n 1<br="" –="">dest<7></n> | >, | | |
| Status | Affected: | N, Z | | | | |
| Encod | ling: | 0100 | 00da | fff | f ffff | |
| Descri | ption: | The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | |
| | | Literal Of | | e" for c | letails. | |
| Words | : | Literal Of | | | letails. | |
| Words | | Γ | | | letails. | |
| Cycles | 8: | 1 | | | letails. | |
| Cycles | | 1 | | gister | letails. | |
| Cycles | s: cle Activity: | 1 1 | ► re | gister ess | f | |
| Cycles | s: cle Activity: Q1 Decode | 1 1 Q2 Read | ► re Q3 Proce | ess a | Q4 Write to | |
| Cycles Q Cyc Exam | s: cle Activity: Q1 Decode | 1 1 Q2 Read register 'f' RRNCF tion = 1101 | ► re Q3 Proce Dat REG, 1, 0111 | ess a | Q4 Write to | |
| Cycles Q Cy Examp B A | s: Q1 Decode Decode Defore Instruc REG fter Instructio REG | 1 1 2 <u>Q2</u> Read register 'f' RRNCF tion = 1101 n = 1110 | ► re Q3 Proce Data REG, 1, 0111 1011 | egister ess a 0 | Q4 Write to | |
| Cycles Q Cyr Examp B A Examp | s: Cle Activity: Q1 Decode Decode Decode Cle 1: REG Activity: REG Decode Cle 2: | 1 1 2 <u>Q2</u> <u>Read</u> <u>register 'f'</u> RRNCF ion = 1101 n = 1110 RRNCF | ► re Q3 Proce Data REG, 1, 0111 1011 | egister ess a 0 | Q4 Write to | |
| Cycles Q Cyr Examp B A Examp | s: Q1 Decode Decode Defore Instruc REG fter Instructio REG | 1 1 2 <u>Q2</u> <u>Read</u> <u>register 'f'</u> RRNCF ion = 1101 n = 1110 RRNCF | ► re Q3 Proce Data REG, 1, 0111 1011 | egister ess a 0 | Q4 Write to | |
| Cycles Q Cyr Examr B A Examr B | s: Cle Activity: Q1 Decode Decode Defore Instruct REG ofter Instruction REG Defore Instruction Defore Instruction Defore Instruction Defore Instruction Defore Instruction Defore Instruction | 1 1 Q2 Read register f ^r RRNCF tion = 1101 RRNCF tion = ? = 1101 | ► re Q3 Proce Dat REG, 1, 0111 1011 REG, 0, | egister ess a 0 | Q4 Write to | |
| Cycles Q Cyr Examr B A Examr B | s: cle Activity: Q1 Decode Decode Defore Instrucc REG offer Instruction REG Defore Instrucc W REG | 1 1 Q2 Read register f ^r RRNCF tion = 1101 RRNCF tion = ? = 1101 | ► re Q3 Proce Dat REG, 1, 0111 1011 REG, 0, 0111 | egister ess a 0 | Q4 Write to | |

| SETF | Set f | | | | | | |
|---|---|--|-----|---------------------|--|--|--|
| Syntax: | SETF f{, | SETF f {,a} | | | | | |
| Operands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Operation: | $FFh\tof$ | $FFh\tof$ | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 0110 | 100a f | fff | ffff | | | |
| Description: | are set to F If 'a' is '0', I If 'a' is '1', I GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 25 | The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Q Cycle Activity: | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | |
| Decode | Read register 'f' | Process Data | re | Write gister 'f' | | | |
| Example: SETF REG, 1 Before Instruction REG = 5Ah | | | | | | | |

| REG | = | 5Ah |
|-------------------|---|-----|
| After Instruction | | |
| REG | = | FFh |

| SLE | EP | Enter Sle | ep mode | | SU | BFWB | Subtract | f from W w | ith Borrow | |
|---|------------------------|---|-----------------|--|--|--|--------------------------|-----------------------------------|----------------|--|
| Synta | ax: | SLEEP | | Syr | ntax: | SUBFWB | SUBFWB f {,d {,a}} | | | |
| Oper | ands: | None | | | Op | erands: | $0 \le f \le 255$ | i | | |
| Oper | ation: | $00h \rightarrow WE$ | , | | | | d ∈ [0,1] a ∈ [0,1] | | | |
| | | $0 \rightarrow \underline{WDT}$ $1 \rightarrow \overline{TO},$ | postscaler, | | On | eration: | | $(\overline{C}) \rightarrow dest$ | | |
| | | $1 \rightarrow \frac{10}{PD}$ | | | | tus Affected: | (W) = (I) = N, OV, C, | | | |
| Statu | s Affected: | TO, PD | | | | coding: | 0101 | 01da ff | ff ffff | |
| Enco | ding: | 0000 | 0000 000 | 0 0011 | | scription: | | egister 'f' and C | | |
| Description: The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. | | De | сприон. | (borrow) fr method). If in W. If 'd' register 'f' If 'a' is '0', ' | om W (2's com 'd' is '0', the re is '1', the resul | nplement esult is stored t is stored in nk is selected. | | | | |
| Word | ls: | 1 | | | | | GPR bank | (default). and the extend | ad instruction | |
| Cycle | es: | 1 | | | | | | led, this instru | | |
| QC | ycle Activity: | | | | | | in Indexed | Literal Offset A | Addressing | |
| | Q1 | Q2 | Q3 | Q4 | | | | never f ≤ 95 (5 5.2.3 "Byte-Or | , | |
| | Decode | No operation | Process Data | Go to Sleep | | | Bit-Orient | ed Instruction set Mode" for | is in Indexed | |
| _ | | | | | Wo | rds: | 1 | | | |
| Exan | | SLEEP | | | Сус | cles: | 1 | | | |
| | Before Instruc TO = | tion ? | | | Q | Cycle Activity: | | | | |
| | $\frac{10}{PD} =$ | ? | | | | Q1 | Q2 | Q3 | Q4 | |
| | After Instruction | | | | | Decode | Read | Process | Write to | |
| | <u>TO</u> = PD = | 1† 0 | | | | | register 'f' | Data | destination | |
| | | | | | Exa | ample 1: Defens lastru | SUBFWB | REG, 1, 0 | | |
| † If WDT causes wake-up, this bit is cleared. | | | | Before Instruc REG W C | ction = 3 = 2 = 1 | | | | | |

After Instruction

REG

Before Instruction REG W

W

C Z N

С

After Instruction

REG W C Z N

Before Instruction REG W

After Instruction REG = W = C = Z = N =

С

Example 2:

Example 3:

FF 2 0

0 1 = =

2 5 = = 1

2 3 1 = = = = 0 = 0

SUBFWB

1 2 0

SUBFWB

; result is negative

; result is positive

; result is zero

REG, 1, 0

REG, 0, 0

=

=

=

=

= =

=

| SUBLW | | Subtract W from Literal | | | | |
|--|-------------|------------------------------|--------------------------|---------|---|-----------|
| Syntax: | 9 | SUBLW k | | | | |
| Operands: | C | $0 \le k \le 25$ | 5 | | | |
| Operation: | k | $i - (W) \rightarrow$ | W | | | |
| Status Affected: | ١ | I, OV, C, | DC, Z | | | |
| Encoding: | Γ | 0000 | 1000 | kkk | k | kkkk |
| Description | | | acted from | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | | Q2 | Q3 | | | Q4 |
| Decode | | Read eral 'k' | Proce Data | | W | rite to W |
| Example 1: | S | UBLW (|)2h | | | |
| Before Instru W C After Instruc W C Z N | = | 01h ? 01h 1 ;r 0 | esult is p | ositive | 9 | |
| Example 2: | S | UBLW (|)2h | | | |
| Before Instru W C After Instruc W | = | 02h ? 00h | | | | |
| C Z N | = = = | 1;r 1 0 | esult is z | ero | | |
| Example 3: | S | SUBLW (|)2h | | | |
| Before Instru W C After Instruc W C Z N | = | | (2's comp result is r | | | |

| SUBWF | | Subtrac | ct W from f | | | |
|--|-----|--|-------------------------------------|----------------------|--|--|
| Syntax: | | SUBWF | f {,d {,a}} | | | |
| Operands: | | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | | |
| Operation: | | (f) - (W) | \rightarrow dest | | | |
| Status Affected | : | N, OV, C | , DC, Z | | | |
| Encoding: | | 0101 | 11da ffi | ff ffff | | |
| Description: | | Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | |
| Words: | | 1 | | | | |
| Cycles: | | 1 | | | | |
| Q Cycle Activi | ty: | | | | | |
| Q1 | | Q2 | Q3 | Q4 | | |
| Decod | - | Read register 'f' | Process Data | Write to destination | | |
| Example 1: | | SUBWF | REG, 1, 0 | | | |
| Before Ins REG W C | | n 3 2 ? | | | | |
| After Instr REG W C Z N | | 1 2 1 0 0 | ; result is positiv | /e | | |
| Example 2: | | SUBWF | REG, 0, 0 | | | |
| Before Ins REG W C | = | n 2 2 ? | | | | |
| After Instr REG W C Z N | | 2 0 1 1 0 | ; result is zero | | | |
| Example 3: | | SUBWF | REG, 1, 0 | | | |
| Before Ins REG W C | | n 1 2 ? | | | | |
| After Instr REG W C Z N | | 2 | ;(2's compleme ; result is negat | , | | |
| | | • | | | | |

| SUBWFB | Sı | ubtract | W from | f with | Borrow |
|------------------------------|---|--|---|---|---|
| Syntax: | Sl | JBWFB | f {,d {,a | }} | |
| Operands: | 0 ≤ | ≤ f ≤ 255 | | | |
| | | ∈[0,1] | | | |
| • | | ∈[0,1] | . . | | |
| Operation: | • • • | | $(C) \rightarrow des$ | st | |
| Status Affected: | _ | OV, C, D | 1 | | |
| Encoding: | | 0101 | 10da | fff | |
| Description: | fro me in If ' If ' Se in Se Bi | m registe ethod). If W. If 'd' is register 'f a' is '0', ti a' is '1', ti PR bank a' is '0' a t is enabl Indexed I bode when ection 25 t-Oriente | er 'f' (2's c 'd' is '0', t s '1', the r f' (default) he Access he BSR is (default). nd the ex ed, this ir Literal Off never $f \leq 9$.2.3 "Byt | complete he researched sesult is s Ban s used tenden struct set Ac of (5F e-Orie ctions | sult is stored s stored back k is selected. I to select the d instruction tion operates ddressing h). See ented and s in Indexed |
| Words: | LI1 1 | teral Offs | set Mode | " tor c | letalis. |
| | 1 | | | | |
| Cycles: Q Cycle Activity: | I | | | | |
| Q Cycle Activity. Q1 | | Q2 | Q3 | | Q4 |
| Decode | | Read | Proce | | Write to |
| 200040 | | gister 'f' | Data | | destination |
| Example 1: | S | SUBWFB | REG, 1 | , 0 | |
| Before Instruc | | | | | |
| REG W | = | 19h 0Dh | (0001) | | |
| С | = | 1 | (| | _ / |
| After Instructio REG | n = | 0Ch | (0000 | 101 | 1) |
| W | = | 0Dh | (0000 | | |
| C Z N | = | 1 0 | | | |
| N | = | 0 | ; resul | | sitive |
| Example 2: | | SUBWFB | REG, 0, | 0 | |
| Before Instruc REG | tion = | 1Bh | (0001 | . 101 | 1) |
| W | = | 1Ah | (0001 | | |
| C After Instructio | | 0 | | | |
| REG | = | 1Bh | (0001 | . 101 | 1) |
| W C | = | 00h 1 | | | |
| Z N | = | 1 0 | ; resul | t is ze | ro |
| Example 3: | | SUBWFB | REG, 1 | , 0 | |
| Before Instruc | | JODWID | 100, 1 | , 0 | |
| REG | = | 03h | (0000 | | |
| W C | = | 0Eh 1 | (0000 |) 110 | 1) |
| After Instructio | n = | EEh | / 1 1 1 1 | 010 | 0) |
| REG | - | F5h | (1111 ; [2's c | | 0) |
| W C | = | 0Eh 0 | (0000 |) 110 | 1) |
| Z N | = | 0 | | . : | |
| N | = | 1 | ; resul | i is ne | gative |

| SWAPF | Swap f | | | | | |
|--|---|--|------|------------------------|--|--|
| Syntax: | SWAPF f | {,d {,a}} | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | | | |
| Operation: | $(f<3:0>) \rightarrow$ $(f<7:4>) \rightarrow$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 0011 | 10da | ffff | ffff | | |
| | is placed in placed in re If 'a' is '0', tl If 'a' is '1', tl GPR bank (If 'a' is '0' al set is enabl in Indexed I mode when Section 25 | 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | 5 | Q4 | | |
| Decode | Read register 'f' | Proce Dat | | Write to estination | | |
| Example: Before Instruc REG After Instructic REG | tion = 53h | EG, 1, | 0 | | | |

| TBL | RD | Table Rea | d | | | |
|---|-----------------|---|----------------|----------------|--|--|
| Synta | ax: | TBLRD (*; * | *+; *-; +* |) | | |
| Oper | ands: | None | | | | |
| Operation: if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT | | | | | BLAT, BLAT, | |
| Statu | s Affected: | None | | | | |
| Enco | ding: | 0000 | 0000 | 0000 |) 10nn nn=0 * =1 *+ =2 *- =3 +* | |
| Description: | | This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement | | | | |
| Word | ls: | 1 | | | | |
| Cycle | es: | 2 | | | | |
| QC | ycle Activity | : | | | | |
| | Q1 | Q2 | | Q3 | Q4 | |
| | Decode | No | | No | No | |
| | No operation | operatio No opera (Read Proo Memor | tion gram c | No Peration | operation No operation (Write TABLAT) | |

TBLRD **Table Read (Continued)**

| Example 1: | TBLRD *+ | ; | |
|---------------------------------------|-----------|-------------|------------------------------|
| Before Instruction | on | | |
| TABLAT TBLPTR MEMORY | (00A356h) | = = = | 55h 00A356h 34h |
| After Instruction TABLAT TBLPTR | | = | 34h 00A357h |
| Example 2: | TBLRD +* | ; | |
| Before Instruction | n | | |
| TABLAT TBLPTR MEMORY MEMORY | (01A357h) | = = = | AAh 01A357h 12h 34h |
| After Instruction TABLAT TBLPTR | | = = | 34h 01A358h |

Register)

| TBLWT | Table Write | | | | | |
|-------------------|--|----------------------------------|---|--|--|--|
| Syntax: | TBLWT (*; *+; *-; +* | *) | | | | |
| Operands: | None | | | | | |
| Operation: | if TBLWT*, (TABLAT) \rightarrow Holding Register, TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register, (TBLPTR) + 1 \rightarrow TBLPTR; | | | | | |
| | , | | | | | |
| | $(TABLAT) \rightarrow Holding$ | g Register | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 0000 0000 | 0000 | 11nn nn=0 * =1 *+ =2 *- =3 +* | | | |
| Description: | This instruction uses TBLPTR to determine | | | | | |
| | 8 holding registers t | | | | | |
| | to. The holding regis program the content | | | | | |
| | Memory (P.M.). (Ref | | | | | |
| | "Flash Program Me | emory" fo | r additional | | | |
| | details on programm The TBLPTR (a 21- | | | | | |
| | each byte in the pro | • | , . | | | |
| | TBLPTR has a 2-Mt | | • | | | |
| | The LSb of the TBL byte of the program | | | | | |
| | access. | memory | | | | |
| | TBLPTR[0] = 0: Least Significant Byt of Program Memory Word | | | | | |
| | | Most Signi of Progran Word | | | | |
| | The TBLWT instruction can modify the | | | | | |
| | value of TBLPTR as | s follows: | | | | |
| | no changepost-increment | | | | | |
| | post-decrement | | | | | |
| | pre-increment | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 2 | | | | | |
| Q Cycle Activity: | | | | | | |
| . , | Q1 Q2 | Q3 | Q4 | | | |
| | Decode No | No | No | | | |
| | operation | operation | operation | | | |
| | No No | No | No | | | |
| | operation operation (Read | operation | operation (Write to | | | |
| | (Reau TABLAT) | | Holding | | | |
| | | | | | | |

TBLWT Table Write (Continued)

| Example 1: | TBLWT | *+; |
|------------|-------|-----|

| | | '' | | |
|--------------|----------------|---------|-------|----------|
| Before Inst | | | | |
| TABLA | λT | | = | 55h |
| TBLP | ſR | | = | 00A356h |
| HOLD | ING REGIS | TER | | |
| | 356h) | | = | FFh |
| After Instru | ctions (table | write | comp | letion) |
| TABLA | AT . | | = | 55h |
| TBLP | ſR | | = | 00A357h |
| | ING REGIS | TFR | | |
| | 356h) | | = | 55h |
| (| , | | | |
| Example 2: | TBLWT | +*; | | |
| Before Inst | ruction | | | |
| TABLA | λT. | | = | 34h |
| TBLP | TR . | | = | 01389Ah |
| | ING REGIS | TFR | | 01000/11 |
| | 39Ah) | | = | FFh |
| | ING REGIS | TER | | |
| | 39Bh) | | = | FFh |
| · · | , | | | |
| | ction (table v | write c | ompie | , |
| TABLA | AT | | = | 34h |
| TBLP | ſR | | = | 01389Bh |
| HOLD | ING REGIS | TER | | |
| (0138 | 39Ah) | | = | FFh |
| HÒLD | ING REGIS | TER | | |
| | 39Bh) | | = | 34h |
| v | , | | | |

| тѕт | FSZ | Test f, Ski | Test f, Skip if 0 | | | | | |
|----------|--|---|---|-----------------|--|--|--|--|
| Synta | ax: | TSTFSZ f { | a} | | | | | |
| Oper | ands: | 0 ≤ f ≤ 255 a ∈ [0,1] | | | | | | |
| Oper | ation: | skip if f = 0 | | | | | | |
| Statu | s Affected: | None | | | | | | |
| Enco | ding: | 0110 | 011a fff | f ffff | | | | |
| Desc | ription: | during the c is discarded making this If 'a' is '0', th If 'a' is '1', th GPR bank (If 'a' is '0' an set is enabl in Indexed I mode when Section 25 Bit-Oriente | If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Word | ls: | 1 | 1 | | | | | |
| Cycle | es: | | | | | | | |
| QC | ycle Activity: | , | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | Decode | Read register 'f' | Process Data | No operation | | | | |
| lf sk | ip: | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No operation | | | | |
| lfek | operation | | operation operation by 2-word instruction: | | | | | |
| 11 5K | Q1 | Q2 | Q3 | Q4 | | | | |
| | No | No | No | No | | | | |
| | operation | operation | operation | operation | | | | |
| | No operation | No operation | No operation | No operation | | | | |
| | | | | | | | | |
| Example: | | NZERO : | NZERO : | | | | | |
| | Before Instruc PC After Instructio | = Ad | = Address (HERE) | | | | | |
| | If CNT PC If CNT PC If CNT PC | = 00 = Ad ≠ 00 | dress (ZERO) | | | | | |

| XORLW | | Exclusiv | Exclusive OR Literal with W | | | | | |
|----------|--------------------|---------------------|--|------|------------|--|--|--|
| Synta | ax: | XORLW | k | | | | | |
| Oper | ands: | $0 \le k \le 25$ | 55 | | | | | |
| Oper | ation: | (W) .XOF | $k \to W$ | | | | | |
| Statu | s Affected: | N, Z | | | | | | |
| Enco | ding: | 0000 | 1010 | kkkk | kkkk | | | |
| Desc | ription: | | The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W. | | | | | |
| Word | s: | 1 | 1 | | | | | |
| Cycle | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read literal 'k' | Proce Data | | /rite to W | | | |
| Example: | | XORLW | 0AFh | | | | | |
| | Before Instruction | | | | | | | |

W = B5h After Instruction

W = 1Ah

© 2009 Microchip Technology Inc.

| XORWF | Exclusive OR W with f | | | | | |
|---|--|------------------------|----------------------|--|--|--|
| Syntax: | XORWF | f {,d {,a}} | | | | |
| Operands: | $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ | | | | | |
| Operation: | (W) .XOR. (| (f) \rightarrow dest | | | | |
| Status Affected: | N, Z | | | | | |
| Encoding: | 0001 | 10da ffi | ff ffff | | | |
| Description: | Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | Q4 | | | |
| Decode | Read register 'f' | Process Data | Write to destination | | | |
| Example: Before Instruct REG W | | REG, 1, 0 | | | | |
| After Instructio | | | | | | |
| REG W | = 1Ah = B5h | | | | | |

25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2221/2321/4221/4321 family devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set (with the exception of CALLW, MOVSF and MOVSS) can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2** "**Extended Instruction Set**". The opcode field descriptions in Table 25-1 (page 280) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in the assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

| Mnemo | nic, | | | /ord | Status | | | |
|---------|---------------------------------|--|--------|------|--------|---------|------|----------|
| Opera | nds | Description | Cycles | MSb | | | LSb | Affected |
| ADDFSR | f, k | Add Literal to FSR | 1 | 1110 | 1000 | ffkk | kkkk | None |
| ADDULNK | k | Add Literal to FSR2 and Return | 2 | 1110 | 1000 | 11kk | kkkk | None |
| CALLW | | Call Subroutine using WREG | 2 | 0000 | 0000 | 0001 | 0100 | None |
| MOVSF | z _s , f _d | Move z _s (source) to 1st Word | 2 | 1110 | 1011 | 0 z z z | ZZZZ | None |
| | | f _d (destination) 2nd Word | | 1111 | ffff | ffff | ffff | |
| MOVSS | z _s , z _d | Move z _s (source) to 1st word | 2 | 1110 | 1011 | 1zzz | ZZZZ | None |
| | | z _d (destination) 2nd Word | | 1111 | XXXX | XZZZ | ZZZZ | |
| PUSHL | k | Store Literal at FSR2, | 1 | 1110 | 1010 | kkkk | kkkk | None |
| | | Decrement FSR2 | | | | | | |
| SUBFSR | f, k | Subtract Literal from FSR | 1 | 1110 | 1001 | ffkk | kkkk | None |
| SUBULNK | k | Subtract Literal from FSR2 and | 2 | 1110 | 1001 | 11kk | kkkk | None |
| | | Return | | | | | | |

TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

25.2.2 EXTENDED INSTRUCTION SET

| ADD | DFSR | Add Lite | Add Literal to FSR | | | | | |
|-------|--------------------------|--------------------|---|------|----------|--|--|--|
| Synta | ax: | ADDFSR | ADDFSR f, k | | | | | |
| Oper | ands: | $0 \leq k \leq 63$ | 0 = 11 = 00 | | | | | |
| | | f ∈ [0, 1, 2 | f ∈ [0, 1, 2] | | | | | |
| Oper | ation: | FSR(f) + k | \rightarrow FSR(| f) | | | | |
| Statu | is Affected: | None | | | | | | |
| Enco | oding: | 1110 | 1000 | ffkk | kkkk | | | |
| Desc | cription: | | The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'. | | | | | |
| Word | ds: | 1 | | | | | | |
| Cycle | es: | 1 | | | | | | |
| QC | ycle Activity: | | | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | | | |
| | Decode | Read | Proce | ss \ | Nrite to | | | |
| | | literal 'k' | Data | 1 | FSR | | | |
| Exan | nple: | ADDFSR 2, | , 23h | | | | | |
| | Before Instruc FSR2 | tion = 03FFh | | | | | | |
| | After Instructio FSR2 | on = 0422h | | | | | | |

| ADDULNK | Add Literal to | FSR2 and | Return | | |
|-------------------|--|--|--|--|--|
| Syntax: | ADDULNK k | | | | |
| Operands: | $0 \le k \le 63$ | | | | |
| Operation: | FSR2 + k \rightarrow FS (TOS) \rightarrow PC | R2, | | | |
| Status Affected: | None | | | | |
| Encoding: | 1110 1000 | 11kk | kkkk | | |
| Worder | contents of FSR executed by loa TOS. The instruction t execute; a NOP second cycle. This may be tho case of the ADD f = 3 (binary '11 FSR2. | ding the PC v akes two cyc is performed ught of as a s FSR instruction | vith the les to during the special on, where | | |
| Words: | • | | | | |
| Cycles: | 2 | | | | |
| Q Cycle Activity: | 02 | 02 | 04 | | |
| Q1 | Q2 | Q3 | Q4 | | |
| Decode | Read literal 'k' | Process Data | Write to FSR | | |
| No | No | No | No | | |
| Operation | Operation | Operation | Operation | | |

| Example: | ADDULNK | 23h |
|-----------------|----------|--------|
| <u>Example.</u> | ADDODINI | 2 3 11 |

| Before Instruct | tion | |
|------------------|------|-------|
| FSR2 | = | 03FFh |
| PC | = | 0100h |
| After Instructio | n | |
| FSR2 | = | 0422h |
| PC | = | (TOS) |
| | | |

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

| CALLW | Subroutir | ne Call Using | J VV | | | |
|--|---|--|--------------|----------------------|--|--|
| Syntax: | CALLW | | | | | |
| Operands: | None | | | | | |
| Operation: | $(W) \rightarrow PCL$ (PCLATH) - | $(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$ | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 0000 0000 0001 0100 | | | | | |
| | First, the return address (PC + 2) is pushed onto the return stack. Next, th contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while th new next instruction is fetched. Unlike CALL, there is no option to update W, STATUS or BSR. | | | | | |
| | Unlike CALI | L, there is no c | optio | | | |
| Words: | Unlike CALI | L, there is no c | optio | | | |
| Words: Cycles: | Unlike CALL update W, S | L, there is no c | optio | | | |
| Cycles: | Unlike CALL update W, S 1 | L, there is no c | optio | | | |
| | Unlike CALL update W, S 1 | L, there is no c | optio | | | |
| Cycles: Q Cycle Activity: | Unlike CALL update W, S 1 2 Q2 Read | L, there is no c STATUS or BS Q3 PUSH PC to | R. | Q4 No | | |
| Cycles: Q Cycle Activity: Q1 Decode | Unlike CALI update W, S 1 2 Q2 Read WREG | Q3 PUSH PC to stack | R. | Q4 No peration | | |
| Cycles: Q Cycle Activity: Q1 | Unlike CALL update W, S 1 2 Q2 Read | L, there is no c STATUS or BS Q3 PUSH PC to | option R. | Q4 No | | |

| MO | /SF | Move Indexed to f | | | | |
|-------------|--|---|--|--------------|---------------------------------|--|
| Synta | ax: | MOVSF [| z _s], f _d | | | |
| Oper | ands: | $0 \le z_s \le 12$ $0 \le f_d \le 40$ | | | | |
| Oper | ation: | ((FSR2) + | $z_s) \rightarrow f_d$ | | | |
| Statu | s Affected: | None | | | | |
| 1st w | oding: /ord (source) word (destin.) | 1110 1111 | 1011 ffff | Ozzz ffff | 3 | |
| | | moved to a actual add determined offset ' z_s ' in FSR2. The register is 'f _d ' in the s can be any space (000 The MOVSI PCL, TOS destination If the resul an indirect value retur | The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset 'z _s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the | | | |
| Word | ls: | 2 | | | | |
| Cycle | es: | 2 | | | | |
| QC | ycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | | Q4 | |
| | Decode | Determine source addr | Determ source a | | Read source reg | |
| | Decode | No operation No dummy read | No operati | | Write register 'f' (dest) | |
| <u>Exan</u> | • | MOVSF | [05h], 1 | REG2 | | |
| | Before Instruc FSR2 Contents of 85h REG2 After Instructio | = 80 = 33 = 11 |)h }h h | | | |

FSR2 Contents

of 85h REG2

=

= = 80h

33h 33h

| MOVSS | Move Indexed to Indexed | | | | | |
|-------------------|--|--------------------------------------|-----------------------|-------------------|--|--|
| Syntax: | MOVSS | [z _s], [z _d] | | | | |
| Operands: | $0 \le z_s \le 12$ | 27 | | | | |
| | $0 \le z_d \le 12$ | 27 | | | | |
| Operation: | ((FSR2) + | $z_s) \rightarrow ((F$ | SR2) + z _d |) | | |
| Status Affected: | None | | | | | |
| Encoding: | | | | | | |
| 1st word (source) | 1110 | 1011 | 1zzz | ZZZZ _S | | |
| 2nd word (dest.) | 1111 | XXXX | XZZZ | zzzzd | | |
| Wordor | The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP. | | | | | |
| Words: | 2 | | | | | |
| Cycles: | 2 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | 3 | Q4 | | |

| Q1 | Q2 | Q3 | Q4 |
|--------|------------------------|------------------------|----------------------|
| Decode | Determine | Determine | Read |
| | source addr | source addr | source reg |
| Decode | Determine dest addr | Determine dest addr | Write to dest reg |

| Example: | MOVSS | [05h], | [06h] |
|--------------------------------|-------|--------|-------|
| Before Instruction | on | | |
| FSR2 | = | 80h | |
| Contents of 85h Contents | = | 33h | |
| of 86h | = | 11h | |
| After Instruction | | | |
| FSR2 | = | 80h | |
| Contents of 85h Contents | = | 33h | |
| of 86h | = | 33h | |
| | | | |

| PUSHL | Store Liter | al at FSR | 2, Decr | ement FSR2 |
|-------------------------|--------------------------------------|-------------------------|--|---|
| Syntax: | PUSHL k | | | |
| Operands: | $0 \le k \le 255$ | | | |
| Operation: | $k \rightarrow (FSR2)$ FSR2 – 1 – | - | | |
| Status Affected: | None | | | |
| Encoding: | 1111 | 1010 | kkkk | kkkk |
| | is decremer | nted by 1 a tion allows | after the of a store to a store t | FSR2. FSR2 operation. o push values |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Q Cycle Activit | y: | | | |
| Q1 | Q2 | (| Q3 | Q4 |
| Decode | Read 'l | | ocess lata | Write to destination |
| Example: Before Inst | PUSHL | 08h | | |
| | H:FSR2L | = | 01ECh | |
| Memo | ory (01ECh) | = | 00h | |

| FSR2H:FSR2L Memory (01ECh) | = | 01EBh 08h |
|-------------------------------|---|--------------|
| | | |

SUBULNK Syntax:

Operands:

Operation:

| SUBFSR | Subtract | Subtract Literal from FSR | | | | | | | |
|-------------------|----------------------|--|------|---------------------|--|--|--|--|--|
| Syntax: | SUBFSR | SUBFSR f, k | | | | | | | |
| Operands: | $0 \le k \le 63$ | | | | | | | | |
| | f ∈ [0, 1, | 2] | | | | | | | |
| Operation: | FSR(f – k | $) \rightarrow FSR($ | f) | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | 1110 | 1001 | ffkk | kkkk | | | | | |
| Description: | | The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'. | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | | |
| Decode | Read register 'f' | Proce Data | | Write to estination | | | | | |
| Example: | SUBFSR : | 2, 23h | | | | | | | |

Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh

|] | Statu: Affect | | No | ne | | | | | |
|---|------------------|-----------------|----|----------------|-----|----|---------------|---|------------------------|
| 1 | Enco | ding: | 1 | 110 | 100 | 01 | 11kk | | kkkk |
|] | Desc | | | | | | | | |
| | Word | s: | 1 | | | | | | |
| | Cycle | es: | 2 | | | | | | |
| | QC | vcle Activity | : | | | | | | |
| | - | Q1 | | Q2 | | | Q3 | | Q4 |
| | | Decode | | Rea registe | - | | ocess)ata | | Write to estination |
| | | No Operation | 1 | No Operat | ion | | No eration | С | No Operation |

SUBULNK k

$$\label{eq:FSR2} \begin{split} \text{FSR2} &- \text{k} \rightarrow \text{FSR2}, \\ (\text{TOS}) \rightarrow \text{PC} \end{split}$$

 $0 \leq k \leq 63$

Subtract Literal from FSR2 and Return

Example: SUBULNK 23h

| Before Instru | ction | |
|-----------------|-------|-------|
| FSR2 | = | 03FFh |
| PC | = | 0100h |
| After Instructi | on | |
| FSR2 | = | 03DCh |
| PC | = | (TOS) |
| | | |

© 2009 Microchip Technology Inc.

25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

| Note: | Enabling | the | PIC18 | instruction | set |
|-------|-----------|--------|--------------|---------------|-------|
| | extension | may | cause leg | gacy applicat | tions |
| | to behave | errati | ically or fa | ail entirely. | |

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (**Section 6.5.1 "Indexed Addressing with Literal Offset**"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0) or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing mode.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing mode, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, $/_{y}$, or the PE directive in the source listing.

25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2221/2321/ 4221/4321 family, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

| ADDWF | ADD W to (Indexed | | - | ode) | | |
|--|---|----------------------------|------|-----------------------|--|--|
| Syntax: | ADDWF | [k] {,d} | | | | |
| Operands: | $\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$ | | | | | |
| Operation: | (W) + ((FSF | R2) + k) → | dest | | | |
| Status Affected: | N, OV, C, D | 0C, Z | | | | |
| Encoding: | 0010 | 01d0 | kkkk | kkkk | | |
| Description: | The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Q Cycle Activity: | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | |
| Decode | Read 'k' | Proces Data | - | Write to stination | | |
| Example: | ADDWF | [OFST], | 0 | | | |
| Before Instructi | on | | | | | |
| W OFST FSR2 Contents of 0A2Ch After Instructior | = = = 1 | 17h 2Ch 0A00h 20h | | | | |
| W Contents of 0A2Ch | = | 37h 20h | | | | |

| BSF Bit Set Indexed (Indexed Literal Offset mode) | | | | | | | | | |
|--|--|--|--|---|------|-----|-----------------------|--|--|
| Synta | ax: | BSF [k], | b | | | | | | |
| Oper | ands: | $\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$ | $\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$ | | | | | | |
| Oper | ation: | $1 \rightarrow$ ((FS | R2) | + k) <b< td=""><td>></td><td></td><td></td></b<> | > | | | | |
| Statu | s Affected: | None | | | | | | | |
| Enco | ding: | 1000 | b | bb0 | kk} | ck | kkkk | | |
| Desc | ription: | Bit 'b' of the register indicated by FSR2 offset by the value 'k', is set. | | | | | | | |
| Word | ls: | 1 | | | | | | | |
| Cycle | es: | 1 | | | | | | | |
| QC | ycle Activity: | | | | | | | | |
| | Q1 | Q2 | | Q3 | | | Q4 | | |
| | Decode | Read register 'f' | | Proce Data | | | Vrite to stination | | |
| Exam | <u>nple:</u> | BSF | [F] | LAG_O | FST] | , 7 | | | |
| | Before Instruct FLAG_OI FSR2 Contents of 0A0Ah | =ST = = | = = | 0Ah 0A00h 55h | 1 | | | | |
| | After Instructio Contents of 0A0Ah | | = | D5h | | | | | |

| SETF | | Set Indexed (Indexed Literal Offset mode) | | | | | | | | |
|-------------------|--|--|------|------------------|--|--|--|--|--|--|
| Syntax: | SETF [k] | | | | | | | | | |
| Operands: | $0 \leq k \leq 95$ | | | | | | | | | |
| Operation: | $FFh \to ((FS))$ | SR2) + k) | 1 | | | | | | | |
| Status Affected: | None | None | | | | | | | | |
| Encoding: | 0110 | 1000 | kkkk | kkkk | | | | | | |
| Description: | The contents of the register indicated by FSR2, offset by 'k', are set to FFh. | | | | | | | | | |
| Words: | 1 | | | | | | | | | |
| Cycles: | 1 | | | | | | | | | |
| Q Cycle Activity: | | | | | | | | | | |
| Q1 | Q2 | Q3 | | Q4 | | | | | | |
| Decode | Read 'k' | Proce Dat | | Write egister | | | | | | |
| | | | | | | | | | | |
| Example: | SETF [OFST] | | | | | | | | | |
| Before Instrue | ction = 20 | Ch | | | | | | | | |

| OFST | = | 2Ch |
|-------------------|---|-------|
| FSR2 | = | 0A00h |
| Contents | | |
| of 0A2Ch | = | 00h |
| After Instruction | | |
| Contents | | |
| of 0A2Ch | = | FFh |
| | | |

25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB[®] IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F2221/2321/4221/4321 family family of devices. This includes the MPLAB C18 C Compiler, MPASM Assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


27.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings^(†)


| Ambient temperature under bias | 40°C to +125°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD and MCLR) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | -0.3V to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0V to +13.25V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, Iικ (Vι < 0 or Vι > VDD) | ±20 mA |
| Output clamp current, loк (Vo < 0 or Vo > VDD) | ±20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports | 200 mA |

- **Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)
 - **2:** Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







27.1 DC Characteristics:

Supply Voltage PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

| | 2221/232 (strial) | 1/4221/4321 | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | |
|---|----------------------|---|---|------|------------|-------|---|--|--|
| PIC18F2221/2321/4221/4321 (Industrial, Extended) | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions | | |
| D001 | Vdd | Supply Voltage | | | | | | | |
| | | PIC18LF2X21/4X21 | 2.0 | — | 5.5 | V | | | |
| | | PIC18F2X21/4X21 | 4.2 | _ | 5.5 | V | | | |
| D001C | AVdd | Analog Supply Voltage | VDD-0.3V | _ | VDD + 0.3V | V | | | |
| D001D | AVss | Analog Ground Voltage | Vss - 0.3V | _ | Vss + 0.3V | V | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | _ | — | V | | | |
| D003 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | _ | _ | 0.7 | V | See section on Power-on Reset for details | | |
| D004 | SVDD | VDD Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | | _ | V/ms | See section on Power-on Reset for details | | |
| | VBOR | Brown-out Reset Voltag | e | | | | | | |
| D005 | | PIC18LF2X21/4X21 | | | | | | | |
| | | BORV<1:0> = 11 | 2.00 | 2.11 | 2.22 | V | | | |
| | | BORV<1:0> = 10 | 2.65 | 2.79 | 2.93 | V | | | |
| D005 | | All devices | | | | | | | |
| | | BORV<1:0> = 01 ⁽²⁾ | 4.11 | 4.33 | 4.55 | V | | | |
| | | BORV<1:0> = 00 | 4.36 | 4.59 | 4.82 | V | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, full-speed operation (Fosc = 40 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

| PIC18LF2 (Indust | 221/2321/4221/4321 trial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|---------------------|---|--|-----|-------|------------|------------------------------------|--|--|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | | |
| | Power-Down Current (IPD) ⁽¹⁾ | | | | | | | | | | |
| | PIC18LF2X21/4X21 | 0.5 | 0.7 | μA | -40°C |)/== 0.0)/ | | | | | |
| | | 0.5 | 0.7 | μA | +25°C | VDD = 2.0V (Sleep mode) | | | | | |
| | | 0.5 | 1.7 | μA | +85°C | (Sieep mode) | | | | | |
| | PIC18LF2X21/4X21 | 0.6 | 0.9 | μA | -40°C |)/== 0.0)/ | | | | | |
| | | 0.6 | 0.9 | μA | +25°C | VDD = 3.0V (Sleep mode) | | | | | |
| | | 0.6 | 1.9 | μA | +85°C | (Sleep mode) | | | | | |
| | All Devices | 0.9 | 2.0 | μA | -40°C | | | | | | |
| | | 0.9 | 2.0 | μA | +25°C | VDD = 5.0V | | | | | |
| | | 0.9 | 6.5 | μA | +85°C | (Sleep mode) | | | | | |
| | Extended Devices Only | 7.5 | 70 | μA | +125°C | | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 2221/2321/4221/4321 strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|--------------------|--|--|------|-------|------------|------------|--|--|--|
| | 2 21/2321/4221/4321 trial, Extended) | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | PIC18LF2X21/4X21 | 13 | 19 | μΑ | -40°C | | | | |
| | | 13 | 19 | μA | +25°C | VDD = 2.0V | | | |
| | | 13 | 17 | μA | +85°C | | | | |
| | PIC18LF2X21/4X21 | 41 | 45 | μA | -40°C | | Face 04 111 | | |
| | | 34 | 38 | μA | +25°C | VDD = 3.0V | Fosc = 31 kHz (RC_RUN mode, | | |
| | | 27 | 30 | μA | +85°C | | INTRC source) | | |
| | All Devices | 104 | 115 | μA | -40°C | | | | |
| | | 86 | 95 | μA | +25°C | VDD = 5.0V | | | |
| | | 67 | 75 | μA | +85°C | VDD - 5.0V | | | |
| | Extended Devices Only | 68 | 100 | μA | +125°C | | | | |
| | PIC18LF2X21/4X21 | 0.31 | 0.35 | mA | -40°C | | | | |
| | | 0.31 | 0.35 | mA | +25°C | VDD = 2.0V | | | |
| | | 0.31 | 0.35 | mA | +85°C | | | | |
| | PIC18LF2X21/4X21 | 0.55 | 0.60 | mA | -40°C | | | | |
| | | 0.51 | 0.60 | mA | +25°C | VDD = 3.0V | Fosc = 1 MHz (RC RUN mode, | | |
| | | 0.47 | 0.60 | mA | +85°C | | (NC_KON mode, INTOSC source) | | |
| | All Devices | 1.0 | 1.3 | mA | -40°C | | | | |
| | | 0.94 | 1.3 | mA | +25°C | VDD = 5.0V | | | |
| | | 0.88 | 1.2 | mA | +85°C | VDD - 3.0V | | | |
| | Extended Devices Only | 0.88 | 1.2 | mA | +125°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indust | 221/2321/4221/4321 :rial) | | | rating (perature | | ess otherwise states $4 \le +85^{\circ}$ C for indust | | | | |
|---------------------|---------------------------------------|------|---|-----------------------------|--------|---|---|--|--|--|
| | 21/2321/4221/4321 rrial, Extended) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditio | ns | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | PIC18LF2X21/4X21 | 0.69 | 0.9 | mA | -40°C | | | | | |
| | | 0.70 | 0.9 | mA | +25°C | VDD = 2.0V | | | | |
| | | 0.71 | 0.9 | mA | +85°C | | | | | |
| | PIC18LF2X21/4X21 | 1.17 | 1.45 | mA | -40°C | | Fosc = 4 MHz (RC_RUN mode, INTOSC source) | | | |
| | | 1.15 | 1.45 | mA | +25°C | VDD = 3.0V | | | | |
| | | 1.14 | 1.45 | mA | +85°C | | | | | |
| | All Devices | 2.24 | 2.9 | mA | -40°C | | | | | |
| | | 2.20 | 2.9 | mA | +25°C | VDD = 5.0V | | | | |
| | | 2.16 | 2.8 | mA | +85°C | VDD - 5.0V | | | | |
| | Extended Devices Only | 2.18 | 2.8 | mA | +125°C | | | | | |
| | PIC18LF2X21/4X21 | 3 | 5 | μA | -40°C | | | | | |
| | | 3 | 5 | μΑ | +25°C | VDD = 2.0V | | | | |
| | | 3 | 5.6 | μA | +85°C | | | | | |
| | PIC18LF2X21/4X21 | 4 | 7 | μA | -40°C | | Food - 21 kl !- | | | |
| | | 5 | 7 | μA | +25°C | VDD = 3.0V | Fosc = 31 kHz (RC IDLE mode, | | | |
| | | 5 | 10 | μA | +85°C | | INTRC source) | | | |
| | All Devices | 10 | 12 | μA | -40°C | | | | | |
| | | 10 | 12 | μA | +25°C | VDD = 5.0V | | | | |
| | | 10 | 16 | μA | +85°C | VDD - 3.0V | | | | |
| | Extended Devices Only | 17 | 50 | μA | +125°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 221/2321/4221/4321 trial) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|--------------------|---------------------------------------|------|--|-------|--------|------------|--|--|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$ | | | | | | | | |
| Param No. | Device | Тур | Max | Units | | Conditio | ns | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | | |
| | PIC18LF2X21/4X21 | 160 | 230 | μA | -40°C | | | | | | |
| | | 170 | 230 | μA | +25°C | VDD = 2.0V | | | | | |
| | | 170 | 230 | μA | +85°C |] | | | | | |
| | PIC18LF2X21/4X21 | 220 | 330 | μA | -40°C | | | | | | |
| | | 240 | 330 | μA | +25°C | VDD = 3.0V | Fosc = 1 MHz (RC_IDLE mode, INTOSC source) | | | | |
| | | 250 | 330 | μA | +85°C | | | | | | |
| | All Devices | 410 | 500 | μA | -40°C | | | | | | |
| | | 420 | 500 | μA | +25°C | VDD = 5.0V | | | | | |
| | | 430 | 500 | μA | +85°C | VDD = 5.0V | | | | | |
| | Extended Devices Only | 450 | 500 | μA | +125°C | | | | | | |
| | PIC18LF2X21/4X21 | 310 | 440 | μA | -40°C | | | | | | |
| | | 330 | 440 | μA | +25°C | VDD = 2.0V | | | | | |
| | | 340 | 440 | μA | +85°C | | | | | | |
| | PIC18LF2X21/4X21 | 480 | 750 | μA | -40°C | | | | | | |
| | | 500 | 750 | μA | +25°C | VDD = 3.0V | Fosc = 4 MHz | | | | |
| | | 520 | 750 | μA | +85°C | | (RC_IDLE mode, INTOSC source) | | | | |
| | All Devices | 0.91 | 1.3 | mA | -40°C | | , | | | | |
| | | 0.93 | 1.3 | mA | +25°C | | | | | | |
| | | 0.96 | 1.3 | mA | +85°C | VDD = 5.0V | | | | | |
| | Extended Devices Only | 0.98 | 1.3 | mA | +125°C | | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 221/2321/4221/4321 trial) | Operat | ing tem | perature | -40°C ≤ T | ess otherwise state $A \le +85^{\circ}C$ for indust | strial | | | |
|--------------------|---------------------------------------|--------|---------|----------------------|------------|---|--|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | | | rating (perature | -40°C ≤ T | ess otherwise state $A \le +85^{\circ}C$ for indus $A \le +125^{\circ}C$ for extended | strial | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | PIC18LF2X21/4X21 | 0.22 | 0.35 | mA | -40°C | | | | | |
| | | 0.22 | 0.35 | mA | +25°C | VDD = 2.0V | | | | |
| | | 0.21 | 0.3 | mA | +85°C |] | | | | |
| | PIC18LF2X21/4X21 | 0.51 | 0.55 | mA | -40°C | | | | | |
| | | 0.45 | 0.50 | mA | +25°C | VDD = 3.0V | Fosc = 1 MHz (PRI_RUN mode, | | | |
| | | 0.39 | 0.45 | mA | +85°C | | EC oscillator) | | | |
| | All Devices | 1.14 | 1.15 | mA | -40°C | | | | | |
| | | 0.99 | 1.1 | mA | +25°C | VDD = 5.0V | | | | |
| | | 0.83 | 1.1 | mA | +85°C | vUU – 5.0V | | | | |
| | Extended Devices Only | 0.80 | 1.1 | mA | +125°C | | | | | |
| | PIC18LF2X21/4X21 | 610 | 870 | μA | -40°C | | | | | |
| | | 610 | 870 | μA | +25°C | VDD = 2.0V | | | | |
| | | 610 | 870 | μA | +85°C | | | | | |
| | PIC18LF2X21/4X21 | 1.16 | 1.83 | mA | -40°C | | | | | |
| | | 1.10 | 1.83 | mA | +25°C | VDD = 3.0V | Fosc = 4 MHz (PRI_RUN mode, | | | |
| | | 1.07 | 1.83 | mA | +85°C | | EC oscillator) | | | |
| | All Devices | 2.35 | 2.85 | mA | -40°C | | | | | |
| | | 2.24 | 2.85 | mA | +25°C | VDD = 5.0V | | | | |
| | | 2.14 | 2.85 | mA | +85°C | 0.0v = 5.0v | | | | |
| | Extended Devices Only | 2.14 | 2.85 | mA | +125°C | | | | | |
| | Extended Devices Only | 9 | 15 | mA | +125°C | VDD = 4.2V | Fosc = 25 MHz | | | |
| | | 12 | 20 | mA | +125°C | VDD = 5.0V | (PRI_RUN mode, EC oscillator) | | | |
| | All Devices | 16 | 19 | mA | -40°C | | | | | |
| | | 14 | 19 | mA | +25°C | VDD = 4.2V | | | | |
| | | 14 | 19 | mA | +85°C | | Fosc = 40 MHz | | | |
| | All Devices | 17 | 22.7 | mA | -40°C | | (PRI_RUN mode, EC oscillator) | | | |
| | | 17 | 22.7 | mA | +25°C | VDD = 5.0V | | | | |
| | | 17 | 22.7 | mA | +85°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 2221/2321/4221/4321 strial) | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|--------------------|-------------------------------------|--|----------------------|------------|---|------------|----------------------------------|--|--|--|
| PIC18F22 (Indus | | • | rating (perature | -40°C ≤ T4 | ess otherwise states $4 \le +85^{\circ}$ C for indus $4 \le +125^{\circ}$ C for external for ext | strial | | | | |
| Param No. | Device | Тур | Max | Units | | Conditio | ns | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | All Devices | 7 | 10 | mA | -40°C | | | | | |
| | | 6 | 10 | mA | +25°C | VDD = 4.2V | Fosc = 4 MHz, 16 MHz internal | | | |
| | | 6 | 10 | mA | +85°C | VDD - 4.2V | (PRI RUN HS+PLL) | | | |
| | Extended Devices Only | 6 | 10 | mA | +125°C | | (1.14_110111011101112) | | | |
| | All Devices | 10 | 12 | mA | -40°C | | | | | |
| | | 9 | 12 | mA | +25°C | VDD = 5.0V | Fosc = 4 MHz, 16 MHz internal | | | |
| | | 9 | 12 | mA | +85°C | VDD - 5.0V | (PRI RUN HS+PLL) | | | |
| | Extended Devices Only | 9 | 12 | mA | +125°C | | (1.11_1(011110+1.22) | | | |
| | All Devices | 17 | 19 | mA | -40°C | | Fosc = 10 MHz, | | | |
| | | 15 | 19 | mA | +25°C | VDD = 4.2V | 40 MHz internal | | | |
| | | 15 | 19 | mA | +85°C | | (PRI_RUN HS+PLL) | | | |
| | All Devices | 18 | 23 | mA | -40°C | | Fosc = 10 MHz, | | | |
| | | 18 | 23 | mA | +25°C | VDD = 5.0V | 40 MHz internal | | | |
| | | 18 | 23 | mA | +85°C | | (PRI_RUN HS+PLL) | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
 - MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 221/2321/4221/4321 trial) | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +85^{\circ}C$ for extended | | | | | | | | |
|--------------------|---------------------------------------|---|-----|-------|------------|------------|---|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | | |
| | PIC18LF2X21/4X21 | 51 | 75 | μA | -40°C | | | | | |
| | | 54 | 75 | μA | +25°C | VDD = 2.0V | | | | |
| | | 60 | 75 | μA | +85°C |] | | | | |
| | PIC18LF2X21/4X21 | 83 | 123 | μA | -40°C | | | | | |
| | | 88 | 123 | μΑ | +25°C | VDD = 3.0V | Fosc = 1 MHz | | | |
| | | 93 | 123 | μA | +85°C | | (PRI_IDLE mode, EC oscillator) | | | |
| | All Devices | 180 | 260 | μA | -40°C | | | | | |
| | | 180 | 260 | μA | +25°C | VDD = 5.0V | | | | |
| | | 180 | 260 | μA | +85°C | VDD - 5.0V | | | | |
| | Extended Devices Only | 190 | 260 | μA | +125°C | | | | | |
| | PIC18LF2X21/4X21 | 210 | 290 | μA | -40°C | | | | | |
| | | 220 | 290 | μA | +25°C | VDD = 2.0V | | | | |
| | | 230 | 290 | μA | +85°C | | | | | |
| | PIC18LF2X21/4X21 | 350 | 480 | μA | -40°C | | | | | |
| | | 360 | 480 | μA | +25°C | VDD = 3.0V | Fosc = 4 MHz (PRI IDLE mode, | | | |
| | | 370 | 480 | μA | +85°C | | EC oscillator) | | | |
| | All Devices | 0.69 | 1 | mA | -40°C | | , | | | |
| | | 0.70 | 1 | mA | +25°C | VDD = 5.0V | | | | |
| | | 0.72 | 1 | mA | +85°C | VDD - 3.0V | | | | |
| | Extended Devices Only | 0.74 | 1 | mA | +125°C | | | | | |
| | Extended Devices Only | 3.7 | 4.0 | mA | +125°C | VDD = 4.2V | Fosc = 25 MHz | | | |
| | | 4.6 | 5.0 | mA | +125°C | VDD = 5.0V | (PRI_IDLE mode, EC oscillator) | | | |
| | All Devices | 6.0 | 7.3 | mA | -40°C | | | | | |
| | | 6.2 | 7.3 | mA | +25°C | VDD = 4.2V | | | | |
| | | 6.6 | 7.3 | mA | +85°C | | Fosc = 40 MHz (PRI_IDLE mode, | | | |
| | All Devices | 6.8 | 9.2 | mA | -40°C | | EC oscillator) | | | |
| | | 7.0 | 9.2 | mA | +25°C | VDD = 5.0V | EC Oscillator) | | | |
| | | 7.1 | 9.2 | mA | +85°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
 - MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indus | 2221/2321/4221/4321 trial) | | - | perating C | • | ess otherwise sta A ≤ +85°C for indu | | | |
|--------------------|---|-----|---|------------|----------------------|---|--|--|--|
| | 2 1/2321/4221/4321 trial, Extended) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | |
| | Supply Current (IDD) ⁽²⁾ | | | | | | | | |
| | PIC18LF2X21/4X21 | 12 | 19 | μA | -40°C ⁽⁵⁾ | | | | |
| | | _ | 19 | μA | -10°C | VDD = 2.0V | | | |
| | | 13 | 19 | μΑ | +25°C | VDD = 2.0V | | | |
| | | 13 | 19 | μA | +85°C | | | | |
| | PIC18LF2X21/4X21 | 40 | 45 | μA | -40°C ⁽⁵⁾ | | | | |
| | | | 45 | μA | -10°C | VDD = 3.0V | Fosc = 32 kHz (SEC_RUN mode, Timer1 as clock) ⁽³⁾ | | |
| | | 33 | 45 | μA | +25°C | VDD = 3.0V | | | |
| | | 27 | 45 | μA | +85°C | | | | |
| | All Devices | 101 | 115 | μA | -40°C ⁽⁵⁾ | | | | |
| | | _ | 110 | μA | -10°C | VDD = 5.0V | | | |
| | | 83 | 110 | μA | +25°C | VDD = 3.0V | | | |
| | | 65 | 88 | μA | +85°C | | | | |
| | PIC18LF2X21/4X21 | 2.5 | 5 | μA | -40°C ⁽⁵⁾ | | | | |
| | | — | 5 | μA | -10°C | VDD = 2.0V | | | |
| | | 3.0 | 5 | μA | +25°C | V DD - 2.0V | | | |
| | | 3.5 | 8 | μA | +85°C | | | | |
| | PIC18LF2X21/4X21 | 3.9 | 7 | μA | -40°C ⁽⁵⁾ | _ | Fosc = 32 kHz | | |
| | | — | 7 | μA | -10°C | VDD = 3.0V | (SEC_IDLE mode, | | |
| | | 4.5 | 7 | μA | +25°C | VDD 0.0V | Timer1 as clock) ⁽³⁾ | | |
| | | 5.2 | 10.7 | μA | +85°C | | , | | |
| | All Devices | 7.5 | 10 | μΑ | -40°C ⁽⁵⁾ | 4 | | | |
| | | | 10 | μA | -10°C | VDD = 5.0V | | | |
| | | 8.0 | 10 | μΑ | +25°C | | | | |
| | | 8.6 | 15 | μA | +85°C | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2

27.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 (Indust | 221/2321/4221/4321 trial) | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | |
|---------------------|---------------------------------------|----------|--|----------|--|--|-----------------|--|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | | ing tem | | | ss otherwise sta ≤ +85°C for indus ≤ +125°C for exte | strial | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | | |
| | Module Differential Currer | nts (∆lw | от, ∆Івс | DR, ∆ILV | D, \triangle IOSCB, \triangle IAD) | | | | | | |
| D022 | Watchdog Timer | 1.6 | 2.5 | μA | -40°C | | | | | | |
| (Δ IWDT) | | 1.6 | 2.5 | μA | +25°C | VDD = 2.0V | | | | | |
| | | 1.5 | 2.5 | μA | +85°C | | | | | | |
| | | 2.3 | 3.5 | μA | -40°C | | | | | | |
| | | 2.2 | 3.5 | μΑ | +25°C | VDD = 3.0V | | | | | |
| | | 2.1 | 3 | μΑ | +85°C | | | | | | |
| | | 3.4 | 7.4 | μΑ | -40°C | | | | | | |
| | | 3.9 | 7.4 | μΑ | +25°C | VDD = 5.0V | | | | | |
| | | 4.4 | 7.4 | μA | +85°C | VDD = 3.0V | | | | | |
| | | 4.5 | 7.4 | μA | +125°C | | | | | | |
| D022A | Brown-out Reset ⁽⁴⁾ | 34 | 45 | μA | -40°C to +85°C | VDD = 3.0V | | | | | |
| (Δ IBOR) | | 40 | 62.6 | μA | -40°C to +85°C | VDD = 5.0V | | | | | |
| | | 42 | 62.6 | μA | -40°C to +125°C | VDD - 5.0V | | | | | |
| | | 0 | 2 | μA | -40°C to +85°C | VDD = 3.0V | Sleep mode, | | | | |
| | | 0 | 5 | μA | -40°C to +125°C | VDD = 5.0V | BOREN<1:0> = 10 | | | | |
| D022B | High/Low-Voltage | 23 | 35 | μA | -40°C to +85°C | VDD = 2.0V | | | | | |
| (∆ILVD) | Detect ⁽⁴⁾ | 23 | 35 | μΑ | -40°C to +85°C | VDD = 3.0V | | | | | |
| | | 28 | 35 | μΑ | -40°C to +85°C | VDD = 5.0V | | | | | |
| | | 30 | 40 | μΑ | -40°C to +125°C | v DD = 3.0 V | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.2 DC Characteristics:

Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| PIC18LF2 | 221/2321/4221/4321 :rial) | | ird Ope | - | Conditions (unles $e -40^{\circ}C \le TA$ | ss otherwise sta ≤ +85°C for indu | | | | |
|-----------------|---------------------------------------|-----|---------|-------|---|--|---|--|--|--|
| | 21/2321/4221/4321 trial, Extended) | | ing tem | • | | ss otherwise sta $\leq +85^{\circ}$ C for indus $\leq +125^{\circ}$ C for exte | strial | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| D025 | Timer1 Oscillator | 2.1 | 4.5 | μA | -40°C ⁽⁵⁾ | | | | | |
| (∆IOSCB) | | | 4.5 | μΑ | -10°C | VDD = 2.0V | | | | |
| | | 1.8 | 4.5 | μA | +25°C | VDD - 2.0V | 32 kHz Tuning Fork, Crystal on Timer1 Oscillator ⁽³⁾ | | | |
| | | 2.1 | 4.5 | μA | +85°C | | | | | |
| | | 2.2 | 6.0 | μA | -40°C ⁽⁵⁾ | | | | | |
| | | — | 6 | μA | -10°C | VDD = 3.0V | | | | |
| | | 2.6 | 6.0 | μA | +25°C | VDD - 5.0V | | | | |
| | | 2.9 | 6.0 | μA | +85°C | | | | | |
| | | 3.0 | 8.0 | μA | -40°C ⁽⁵⁾ | | | | | |
| | | _ | 8 | μA | -10°C | VDD = 5.0V | | | | |
| | | 3.2 | 8.0 | μA | +25°C | VDD - 5.0V | | | | |
| | | 3.4 | 8.0 | μA | +85°C | | | | | |
| D026 | A/D Converter | 1.0 | 2.0 | μA | -40°C to +85°C | VDD = 2.0V | | | | |
| (ΔAD) | | 1.0 | 2.0 | μA | -40°C to +85°C | VDD = 3.0V | A/D on, Not Converting | | | |
| | | 1.0 | 2.0 | μA | -40°C to +85°C | VDD = 5.0V | Arb on, Not Converting | | | |
| | | 2.0 | 8.0 | μA | -40°C to +125°C | v DD = 3.0V | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0.

27.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

| DC CHA | RACTE | RISTICS | - | perature -40 |)°C ≤ T/ | (unless otherwise stated) $A \le +85^{\circ}C$ for industrial $A \le +125^{\circ}C$ for extended |
|---------------|--------|---|--------------------|--------------|-----------|--|
| Param No. | Symbol | Characteristic | Min | Мах | Units | Conditions |
| | VIL | Input Low Voltage | | | | |
| | | I/O Ports: | | | | |
| D030 | | with TTL Buffer | Vss | 0.15 Vdd | V | VDD < 4.5V |
| D030A | | | — | 0.8 | V | $4.5V \leq V\text{DD} \leq 5.5V$ |
| D031 | | with Schmitt Trigger Buffer | Vss | 0.2 VDD | V | |
| D031A | | RC3 and RC4 | Vss | 0.3 Vdd | V | I ² C™ enabled |
| D031B | | | Vss | 0.8 | V | SMBus enabled |
| D032 | | MCLR | Vss | 0.2 VDD | V | |
| D033 | | OSC1 | Vss | 0.3 VDD | V | HS, HSPLL modes |
| D033A | | OSC1 | Vss | 0.2 VDD | V | RC, EC modes ⁽¹⁾ |
| D033B | | OSC1 | Vss | 0.3 | V | XT, LP modes |
| D034 | | T13CKI | Vss | 0.3 | V | |
| | VIH | Input High Voltage | | | | |
| | | I/O Ports: | | | | |
| D040 | | with TTL Buffer | 0.25 VDD + 0.8V | Vdd | V | Vdd < 4.5V |
| D040A | | | 2.0 | Vdd | V | $4.5V \leq V\text{DD} \leq 5.5V$ |
| D041 | | with Schmitt Trigger Buffer | 0.8 VDD | Vdd | V | |
| D041A | | RC3 and RC4 | 0.7 Vdd | Vdd | V | I ² C [™] enabled |
| D041B | | | 2.1 | Vdd | V | SMBus enabled, Vss ≥ 3V |
| D042 | | MCLR | 0.8 VDD | Vdd | V | |
| D043 | | OSC1 | 0.7 VDD | Vdd | V | HS, HSPLL modes |
| D043A | | OSC1 | 0.8 VDD | Vdd | V | EC mode |
| D043B | | OSC1 | 0.9 VDD | VDD | V | RC mode ⁽¹⁾ |
| D043C D044 | | OSC1 T13CKI | 1.6 1.6 | Vdd Vdd | V V | XT, LP modes |
| D044 | lu. | | 1.0 | VDD | V | |
| D060 | lı∟ | Input Leakage Current ^(2,3) I/O Ports | | ±200 | n^ | VDD < 5.5V, |
| D060 | | I/O Pons | _ | ±200 | nA | VDD < 5.5V, $VSS \le VPIN \le VDD,$ Pin at High-Impedance |
| | | | _ | ±50 | nA | VDD < 3V, Vss ≤ VPIN ≤ VDD, Pin at High-Impedance |
| D061 | | MCLR | _ | ±1 | μA | $Vss \leq V PIN \leq V DD$ |
| D063 | | OSC1 | — | ±1 | μA | $Vss \leq V PIN \leq V DD$ |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

27.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

| DC CH4 | ARACTEI | RISTICS | | perature -4 | $0^{\circ}C \le T$ | (unless otherwise stated) $A \le +85^{\circ}C$ for industrial $A \le +125^{\circ}C$ for extended |
|--------------|---------|--|-----------|-------------|--------------------|--|
| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
| | IPU | Weak Pull-up Current | | | | |
| D070 | IPURB | PORTB Weak Pull-up Current | 50 | 400 | μA | VDD = 5V, VPIN = VSS |
| | Vol | Output Low Voltage | | | | |
| D080 | | I/O Ports | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C |
| D083 | | OSC2/CLKO (RC, RCIO, EC, ECIO modes) | _ | 0.6 | V | Io∟ = 1.6 mA, VDD = 4.5V, -40°C to +85°C |
| | Vон | Output High Voltage ⁽³⁾ | | | | |
| D090 | | I/O Ports | Vdd - 0.7 | — | V | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C |
| D092 | | OSC2/CLKO (RC, RCIO, EC, ECIO modes) | Vdd - 0.7 | — | V | IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С |
| | | Capacitive Loading Specs on Output Pins | | | | |
| D100 | COSC2 | OSC2 Pin | — | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 |
| D101 | Сю | All I/O Pins and OSC2 (in RC mode) | _ | 50 | pF | Maximum that allows the AC Timing Specifications to be met |
| D102 | Св | SCL, SDA | — | 400 | pF | Maximum bus capacitance permitted by I ² C™ Specification |

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the $PIC^{\mathbb{R}}$ device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

| DC CH | ARACTE | ERISTICS | | $\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$ | | | | | | |
|--------------|--------|---|------|---|-----|-------|---|--|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | | |
| | | Data EEPROM Memory | | | | | | | | |
| D120 | ED | Byte Endurance | 1M | 10M | — | E/W | -40°C to +85°C | | | |
| D121 | Vdrw | VDD for Read/Write | VMIN | | 5.5 | V | Using EECON to read/write, VMIN = Minimum operating voltage | | | |
| D122 | TDEW | Erase/Write Cycle Time | _ | 4 | _ | ms | | | | |
| D123 | TRETD | Characteristic Retention | 40 | — | _ | Year | Provided no other specifications are violated | | | |
| D124 | Tref | Number of Total Erase/Write Cycles before Refresh ⁽¹⁾ | 100K | 1M | _ | E/W | -40°C to +85°C | | | |
| D125 | IDDP | Supply Current during Programming | - | 10 | — | mA | | | | |
| | | Program Flash Memory | | | | | | | | |
| D130 | Eр | Cell Endurance | 10K | 100K | _ | E/W | -40°C to +85°C | | | |
| D131 | Vpr | VDD for Read | VMIN | — | 5.5 | V | Vміn = Minimum operating voltage | | | |
| D132 | VIE | VDD for Block Erase | 3.0 | _ | 5.5 | V | Using ICSP™ port, 25°C | | | |
| D132B | VPEW | VDD for Self-Timed Write | VMIN | — | 5.5 | V | Vміn = Minimum operating voltage | | | |
| D133A | Tiw | Self-Timed Write Cycle Time | _ | 2 | _ | ms | | | | |
| D134 | TRETD | Characteristic Retention | 40 | 100 | _ | Year | Provided no other specifications are violated | | | |
| D135 | IDDP | Supply Current during Programming | _ | 10 | _ | mA | | | | |

TABLE 27-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to **Section 8.7 "Using the Data EEPROM**" for a more detailed discussion on data EEPROM endurance.

TABLE 27-2: COMPARATOR SPECIFICATIONS


| Operating | Dperating Conditions: 3.0V < V _{DD} < 5.5V, -40°C < TA < +85°C for industrial (unless otherwise stated) -40°C < TA < +125°C for extended (unless otherwise stated) | | | | | | | | | | |
|--------------|---|---|-----|------|-----------|-------|-------------------------------------|--|--|--|--|
| Param No. | Sym | Characteristics | Min | Тур | Мах | Units | Comments | | | | |
| D300 | VIOFF | Input Offset Voltage | | ±5.0 | ±10 | mV | | | | | |
| D301 | VICM | Input Common Mode Voltage | 0 | — | Vdd - 1.5 | V | | | | | |
| D302 | CMRR | Common Mode Rejection Ratio | 55 | — | _ | dB | | | | | |
| D303 | TRESP | Response Time ⁽¹⁾ | | 150 | 400 | ns | PIC18FXXXX | | | | |
| D303A | | | _ | 150 | 600 | ns | PIC18 LF XXXX, VDD = 2.0V | | | | |
| D304 | Тмс2оv | Comparator Mode Change to Output Valid | _ | — | 10 | μS | | | | | |

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

| Operating | Dperating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C for industrial (unless otherwise stated) -40°C < TA < +125°C for extended (unless otherwise stated) | | | | | | | | | | | |
|--------------|---|------------------------------|--------|----|--------|----------|--|--|--|--|--|--|
| Param No. | Sym Characteristics Min Typ Max Units | | | | | Comments | | | | | | |
| D310 | VRES | Resolution | VDD/24 | _ | VDD/32 | LSb | | | | | | |
| D311 | VRAA | Absolute Accuracy | — | _ | 1/2 | LSb | | | | | | |
| D312 | VRur | Unit Resistor Value (R) | _ | 2k | _ | Ω | | | | | | |
| D310 | TSET | Settling Time ⁽¹⁾ | _ | _ | 10 | μS | | | | | | |

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.



HLVDIF⁽¹⁾_____ Note 1: VDIRMAG = 0.

TABLE 27-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

| Standard Operating Conditions (unless otherwise stated) Dperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | | | | |
|--|--------|------------------------|------------|------|------|------|-------|--|--|--|--|
| Param No. | Symbol | Characteris | tic | Min | Тур | Max | Units | Conditions | | | |
| D420 | | HLVD Voltage on VDD | LVV = 0000 | 2.06 | 2.17 | 2.28 | V | | | | |
| | | Transition High-to-Low | LVV = 0001 | 2.12 | 2.23 | 2.34 | V | | | | |
| | | | LVV = 0010 | 2.24 | 2.36 | 2.48 | V | | | | |
| | | | LVV = 0011 | 2.32 | 2.44 | 2.56 | V | | | | |
| | | | LVV = 0100 | 2.47 | 2.60 | 2.73 | V | | | | |
| | | | LVV = 0101 | 2.65 | 2.79 | 2.93 | V | | | | |
| | | | LVV = 0110 | 2.74 | 2.89 | 3.04 | V | | | | |
| | | | LVV = 0111 | 2.96 | 3.12 | 3.28 | V | | | | |
| | | | LVV = 1000 | 3.22 | 3.39 | 3.56 | V | | | | |
| | | | LVV = 1001 | 3.37 | 3.55 | 3.73 | V | | | | |
| | | | LVV = 1010 | 3.52 | 3.71 | 3.90 | V | | | | |
| | | | LVV = 1011 | 3.70 | 3.90 | 4.10 | V | | | | |
| | | | LVV = 1100 | 3.90 | 4.11 | 4.32 | V | | | | |
| | | | LVV = 1101 | 4.11 | 4.33 | 4.55 | V | | | | |
| | | | LVV = 1110 | 4.36 | 4.59 | 4.82 | V | | | | |
| | | | LVV = 1111 | 1.10 | 1.20 | 1.30 | V | HLVDIN Input/Internal Reference Voltage | | | |

27.4 AC (Timing) Characteristics

27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

| 1. TppS2ppS | 3 | 3. Tcc:st | (I ² C specifications only) |
|----------------------------|---------------------------------|-----------|--|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | etters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| cs | CS | rw | RD or WR |
| di | SDI | sc | SCK |
| do | SDO | ss | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T13CKI |
| mc | MCLR | wr | WR |
| Uppercase le | etters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | pecifications only) | • | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |

27.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-5 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2221/2321/4221/4321 and PIC18LF2221/2321/4221/4321 families of devices specifically and only those devices.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

| | Standard Operating Conditions (unless otherwise stated) | | | | | | |
|--------------------|---|--|--|--|--|--|--|
| | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | |
| AC CHARACTERISTICS | $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | |
| AC CHARACTERISTICS | Operating voltage VDD range as described in DC spec Section 27.1 and | | | | | | |
| | Section 27.3. | | | | | | |
| | LF parts operate for industrial temperatures only. | | | | | | |

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|---------------|--------|--|------|-----|-------|--------------------------|
| 1A | Fosc | External CLKI Frequency ⁽¹⁾ | DC | 1 | MHz | XT, RC Oscillator mode |
| | | | DC | 25 | MHz | HS Oscillator mode |
| | | | DC | 40 | MHz | EC Oscillator mode |
| | | | 4 | 10 | MHz | HS+PLL Oscillator mode |
| | | | DC | 50 | kHz | LP Oscillator mode |
| | | Oscillator Frequency ⁽¹⁾ | DC | 4 | MHz | RC Oscillator mode |
| | | | 0.1 | 4 | MHz | XT Oscillator mode |
| | | | 4 | 25 | MHz | HS Oscillator mode |
| | | | 5 | 200 | kHz | LP Oscillator mode |
| 1 | Tosc | External CLKI Period ⁽¹⁾ | 1000 | _ | ns | XT, RC Oscillator mode |
| | | | 40 | _ | ns | HS Oscillator mode |
| | | | 25 | — | ns | EC Oscillator mode |
| | | | 100 | 250 | ns | HS+PLL Oscillator mode |
| | | | 32 | — | μs | LP Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | 250 | — | ns | RC Oscillator mode |
| | | | 250 | 1 | μs | XT Oscillator mode |
| | | | 40 | 250 | ns | HS Oscillator mode |
| | | | 5 | 209 | μs | LP Oscillator mode |
| 2 | Тсү | Instruction Cycle Time ⁽¹⁾ | 100 | — | ns | Tcy = 4/Fosc, Industrial |
| | | | 160 | — | ns | TCY = 4/FOSC, Extended |
| 3 | TosL, | External Clock in (OSC1) | 30 | — | ns | XT Oscillator mode |
| | TosH | High or Low Time | 2.5 | — | μS | LP Oscillator mode |
| | | | 10 | — | ns | HS Oscillator mode |
| 4 | TosR, | External Clock in (OSC1) | _ | 20 | ns | XT Oscillator mode |
| | TosF | Rise or Fall Time | — | 50 | ns | LP Oscillator mode |
| | | | — | 7.5 | ns | HS Oscillator mode |

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|--------------|-----------------|-------------------------------|-----|------|-----|-------|--------------|
| F10 | Fosc | Oscillator Frequency Range | 4 | _ | 10 | MHz | HS mode only |
| F11 | Fsys | On-Chip VCO System Frequency | 16 | _ | 40 | MHz | HS mode only |
| | t _{rc} | PLL Start-up Time (Lock Time) | _ | — | 2 | ms | |
| F13 | ΔCLK | CLKO Stability (Jitter) | -2 | | +2 | % | |


TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY

| | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended | | | | | | | | | | | |
|--------------|---|--------|------|--------|-----|----------------|----------------|--|--|--|--|--|
| Param No. | Device Min Typ Max Units Conditions | | | | | | | | | | | |
| | INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz ⁽¹⁾ | | | | | | | | | | | |
| | PIC18LF2221/2321/4221/4321 | -2 | +/-1 | 2 | % | +25°C | VDD = 2.0-5.5V | | | | | |
| | | -5 | _ | 5 | % | -10°C to +85°C | VDD = 2.0-5.5V | | | | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 2.0-5.5V | | | | | |
| | PIC18F2221/2321/4221/4321 | -2 | +/-1 | 2 | % | +25°C | VDD = 4.2-5.5V | | | | | |
| | | -5 | _ | 5 | % | -10°C to +85°C | VDD = 4.2-5.5V | | | | | |
| | | -10 | +/-1 | 10 | % | -40°C to +85°C | VDD = 4.2-5.5V | | | | | |
| | INTRC Accuracy @ Freq = 31 kHz | | | | | | | | | | | |
| | PIC18LF2221/2321/4221/4321 | 26.562 | _ | 35.938 | kHz | -40°C to +85°C | VDD = 2.0-5.5V | | | | | |
| | PIC18F2221/2321/4221/4321 | 26.562 | _ | 35.938 | kHz | -40°C to +85°C | VDD = 4.2-5.5V | | | | | |

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.



| TABLE 27-9: | CLKO AND I/O TIMING REQUIREMENTS |
|-------------|----------------------------------|
|-------------|----------------------------------|

| Param No. | Symbol | Characteris | stic | Min | Тур | Мах | Units | Conditions |
|--------------|----------|--|----------------------|---------------|-----|--------------|----------|------------|
| 10 | TosH2ckL | OSC1 ↑ to CLKO ↓ | | — | 75 | 200 | ns | (Note 1) |
| 11 | TosH2ckH | OSC1 ↑ to CLKO ↑ | — | 75 | 200 | ns | (Note 1) | |
| 12 | TckR | CLKO Rise Time | — | 35 | 100 | ns | (Note 1) | |
| 13 | TckF | CLKO Fall Time | — | 35 | 100 | ns | (Note 1) | |
| 14 | TckL2ioV | CLKO \downarrow to Port Out Valid | | _ | | 0.5 Tcy + 20 | ns | (Note 1) |
| 15 | TioV2ckH | Port In Valid before CLKC | >↑ | 0.25 Tcy + 25 | | _ | ns | (Note 1) |
| 16 | TckH2iol | Port In Hold after CLKO | | 0 | | _ | ns | (Note 1) |
| 17 | TosH2ioV | OSC1 ↑ (Q1 cycle) to Po | rt Out Valid | _ | 50 | 150 | ns | |
| 18 | TosH2iol | OSC1 ↑ (Q2 cycle) to | PIC18FXXXX | 100 | | _ | ns | |
| 18A | | Port Input Invalid (I/O in hold time) | PIC18 LF XXXX | 200 | _ | — | ns | VDD = 2.0V |
| 19 | TioV2osH | Port Input Valid to OSC1 ↑ | (I/O in setup time) | 0 | | _ | ns | |
| 20 | TioR | Port Output Rise Time | PIC18FXXXX | — | 10 | 25 | ns | |
| 20A | | | PIC18LFXXXX | _ | | 60 | ns | VDD = 2.0V |
| 21 | TioF | Port Output Fall Time | PIC18FXXXX | — | 10 | 25 | ns | |
| 21A | | | PIC18 LF XXXX | — | | 60 | ns | VDD = 2.0V |
| 22† | Tinp | INTx Pin High or Low Tim | ne | Тсү | | _ | ns | |
| 23† | Trbp | RB<7:4> Change INTx H | igh or Low Time | Тсү | _ | _ | ns | |

† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 27-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 27-9: BROWN-OUT RESET TIMING





TABLE 27-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|---------------|--------|---|-----------|------|-----------|-------|---------------------------|
| 30 | TmcL | MCLR Pulse Width (low) | 2 | | | μS | |
| 31 | Twdt | Watchdog Timer Time-out Period (no postscaler) | 3.56 | 4.19 | 4.82 | ms | |
| 32 | Tost | Oscillation Start-up Timer Period | 1024 Tosc | _ | 1024 Tosc | — | Tosc = OSC1 period |
| 33 | TPWRT | Power-up Timer Period | 57 | 67 | 77 | ms | |
| 34 | Tioz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | — | 2 | — | μS | |
| 35 | TBOR | Brown-out Reset Pulse Width | 200 | | _ | μS | $VDD \le BVDD$ (see D005) |
| 36 | TIRVST | Time for Internal Reference Voltage to become Stable | — | 20 | 50 | μS | |
| 37 | Tlvd | High/Low-Voltage Detect Pulse Width | 200 | _ | _ | μS | $VDD \leq VLVD$ |
| 38 | TCSD | CPU Start-up Time | _ | 10 | — | μS | |
| 39 | TIOBST | Time for INTOSC to Stabilize | _ | 1 | — | μS | |

FIGURE 27-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



| Param No. | Symbol | | Characterist | ic | Min | Max | Units | Conditions |
|--------------|-----------|---------------------------|--------------------------------|----------------|---|--------|-------|--|
| 40 | Tt0H | T0CKI High | Pulse Width | No prescaler | 0.5 Tcy + 20 | — | ns | |
| | | | | With prescaler | 10 | _ | ns | |
| 41 | Tt0L | T0CKI Low | Pulse Width | No prescaler | 0.5 Tcy + 20 | _ | ns | |
| | | | | With prescaler | 10 | — | ns | |
| 42 | Tt0P | T0CKI Peri | od | No prescaler | Tcy + 10 | _ | ns | |
| | | | | With prescaler | Greater of: 20 ns or (Tcy + 40)/N | _ | ns | N = prescale value (1, 2, 4,, 256) |
| 45 | Tt1H | T13CKI | Synchronous, no | o prescaler | 0.5 Tcy + 20 | — | ns | |
| | | High Time | Synchronous, with prescaler | PIC18FXXXX | 10 | — | ns | |
| | | | | PIC18LFXXXX | 25 | — | ns | VDD = 2.0V |
| | | | Asynchronous | PIC18FXXXX | 30 | — | ns | |
| | | | | PIC18LFXXXX | 50 | — | ns | VDD = 2.0V |
| 46 | Tt1L | T13CKI | Synchronous, no | o prescaler | 0.5 Tcy + 5 | — | ns | |
| | | Low Time | Synchronous, | PIC18FXXXX | 10 | — | ns | |
| | | | with prescaler Asynchronous | PIC18LFXXXX | 25 | — | ns | VDD = 2.0V |
| | | | | PIC18FXXXX | 30 | — | ns | |
| | | | | PIC18LFXXXX | 50 | — | ns | VDD = 2.0V |
| 47 | Tt1P | T13CKI Input Period | Synchronous | | Greater of: 20 ns or (Tcy + 40)/N | _ | ns | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | | 60 | _ | ns | |
| | Ft1 | T13CKI Os | cillator Input Freq | uency Range | DC | 50 | kHz | |
| 48 | Tcke2tmrl | Delay from Timer Incre | External T13CKI ment | Clock Edge to | 2 Tosc | 7 Tosc | _ | |

FIGURE 27-11: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)





TABLE 27-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

| Param No. | Symbol | с | Characteristic | | Min | Max | Units | Conditions |
|--------------|--------|-------------------------|-------------------|-------------|------------------------|-----|-------|------------------------------------|
| 50 | TccL | CCPx Input Low Time | No prescaler | | 0.5 TCY + 20 | | ns | |
| | | | With prescaler | PIC18FXXXX | 10 | | ns | |
| | | | | PIC18LFXXXX | 20 | _ | ns | VDD = 2.0V |
| 51 | ТссН | CCPx Input High Time | No prescaler | | 0.5 TCY + 20 | _ | ns | |
| | | | With prescaler | PIC18FXXXX | 10 | _ | ns | |
| | | | | PIC18LFXXXX | 20 | _ | ns | VDD = 2.0V |
| 52 | TccP | CCPx Input Period | | | <u>3 Tcy + 40</u> N | _ | ns | N = prescale value (1, 4 or 16) |
| 53 | TccR | CCPx Output Fall Time | | PIC18FXXXX | _ | 25 | ns | |
| | | | | PIC18LFXXXX | — | 45 | ns | VDD = 2.0V |
| 54 | TccF | CCPx Output Fall Time | | PIC18FXXXX | _ | 25 | ns | |
| | | | | PIC18LFXXXX | _ | 45 | ns | VDD = 2.0V |



| Param. No. | Symbol | Characteristic | | Min | Max | Units | Conditions |
|---------------|----------|--|-------------|-------|-----|-------|------------|
| 62 | TdtV2wrH | Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time) | | | | ns | |
| 63 | TwrH2dtl | WR ↑ or CS ↑ to Data–In Invalid (hold time) | PIC18FXXXX | 20 | _ | ns | |
| | | | PIC18LFXXXX | 35 | _ | ns | VDD = 2.0V |
| 64 | TrdL2dtV | $\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to Data–Out Valid | | | 80 | ns | |
| 65 | TrdH2dtl | \overline{RD} \uparrow or \overline{CS} \downarrow to Data–Out Inva | 10 | 30 | ns | | |
| 66 | | Inhibit of the IBF Flag bit being $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ | | 3 Tcy | | | |




FIGURE 27-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 27-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

| Param No. | Symbol | Characteristi | Characteristic | | Мах | Units | Conditions |
|--------------|-----------------------|---|----------------|--------------|-----|-------|------------|
| 73 | TdiV2scH, TdiV2scL | Setup Time of SDI Data Input | to SCK Edge | 20 | — | ns | |
| 73A | Tb2b | Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 | | 1.5 Tcy + 40 | _ | ns | |
| 74 | TscH2diL, TscL2diL | Hold Time of SDI Data Input to SCK Edge | | 40 | - | ns | |
| 75 | TdoR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | — | 45 | ns | VDD = 2.0V |
| 76 | TdoF | SDO Data Output Fall Time | | — | 25 | ns | |
| 78 | TscR | SCK Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | — | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCK Output Fall Time | | — | 25 | ns | |
| 80 | TscH2doV, | 2doV, SDO Data Output Valid after PIC18FXXXX | | — | 50 | ns | |
| | TscL2doV | SCK Edge | | | 100 | ns | VDD = 2.0V |





FIGURE 27-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

| TABLE 27-15: | EXAMPLE SPI MODE REQUIREMENTS | (MASTER MODE, CKE = 1) |
|--------------|-------------------------------|------------------------|
|--------------|-------------------------------|------------------------|

| Param. No. | Symbol | Characterist | Characteristic | | Max | Units | Conditions |
|---------------|-----------------------|---|---|--------------|-----|-------|------------|
| 73 | TdiV2scH, TdiV2scL | Setup Time of SDI Data Input | to SCK Edge | 20 | - | ns | |
| 73A | Tb2b | Last Clock Edge of Byte 1 to t of Byte 2 | he 1st Clock Edge | 1.5 Tcy + 40 | | ns | |
| 74 | TscH2diL, TscL2diL | Hold Time of SDI Data Input t | Hold Time of SDI Data Input to SCK Edge | | | ns | |
| 75 | TdoR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 76 | TdoF | SDO Data Output Fall Time | | — | 25 | ns | |
| 78 | TscR | SCK Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 79 | TscF | SCK Output Fall Time | | — | 25 | ns | |
| 80 | TscH2doV, | SDO Data Output Valid after | PIC18FXXXX | — | 50 | ns | |
| | TscL2doV | SCK Edge PIC18LFXXXX | | | 100 | ns | VDD = 2.0V |
| 81 | TdoV2scH, TdoV2scL | SDO Data Output Setup to So | SDO Data Output Setup to SCK Edge | | — | ns | |




| Param No. | Symbol | Characteristic | Characteristic | | Max | Units | Conditions |
|--------------|-----------------------|--|------------------|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input | | 3 Тсү | _ | ns | |
| 71 | TscH | SCK Input High Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 71A | | | Single Byte | 40 | _ | ns | (Note 1) |
| 72 | TscL | SCK Input Low Time | Continuous | 1.25 Tcy + 30 | _ | ns | |
| 72A | | | Single Byte | 40 | | ns | (Note 1) |
| 73 | TdiV2scH, TdiV2scL | Setup Time of SDI Data Input to SCK Edge | | 20 | | ns | |
| 73A | Tb2b | Last Clock Edge of Byte 1 to the First Cloc | k Edge of Byte 2 | 1.5 Tcy + 40 | | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold Time of SDI Data Input to SCK Edg | је | 40 | | ns | |
| 75 | TdoR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 76 | TdoF | SDO Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SS ↑ to SDO Output High-Impedance | | 10 | 50 | ns | |
| 80 | TscH2doV, | SDO Data Output Valid after SCK Edge | PIC18FXXXX | | 50 | ns | |
| | TscL2doV | | PIC18LFXXXX | | 100 | ns | VDD = 2.0V |
| 83 | TscH2ssH, TscL2ssH | SS ↑ after SCK edge | | 1.5 Tcy + 40 | — | ns | |

TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.



| Param No. | Symbol | Characteristic | Characteristic | | Max | Units | Conditions |
|--------------|-----------------------------------|--|----------------|---------------|-----|-------|------------|
| 70 | TssL2scH, TssL2scL | $\overline{\mathrm{SS}}\downarrow$ to SCK \downarrow or SCK \uparrow Input | | 3 Тсү | — | ns | |
| 71 | TscH | SCK Input High Time | Continuous | 1.25 Tcy + 30 | — | ns | |
| 71A | | | Single Byte | 40 | _ | ns | (Note 1) |
| 72 | TscL | SCK Input Low Time | Continuous | 1.25 Tcy + 30 | — | ns | |
| 72A | | | Single Byte | 40 | | ns | (Note 1) |
| 73A | Tb2b | Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 | | 1.5 Tcy + 40 | — | ns | (Note 2) |
| 74 | TscH2diL, TscL2diL | Hold Time of SDI Data Input to SCK Edge | | 40 | — | ns | |
| 75 | TdoR | SDO Data Output Rise Time | PIC18FXXXX | — | 25 | ns | |
| | | | PIC18LFXXXX | | 45 | ns | VDD = 2.0V |
| 76 | TdoF | SDO Data Output Fall Time | | — | 25 | ns | |
| 77 | TssH2doZ | SS ↑ to SDO Output High-Impedan | се | 10 | 50 | ns | |
| 80 | TscH2doV, | SDO Data Output Valid after SCK | PIC18FXXXX | | 50 | ns | |
| | TscL2doV | Edge | PIC18LFXXXX | | 100 | ns | VDD = 2.0V |
| 82 | TssL2doV SDO Data Output Valid af | | PIC18FXXXX | _ | 50 | ns | |
| | | Edge | PIC18LFXXXX | | 100 | ns | VDD = 2.0V |
| 83 | TscH2ssH, TscL2ssH | SS ↑ after SCK Edge | | 1.5 Tcy + 40 | — | ns | |

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.





TABLE 27-18: I²C[™] BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

| Param. No. | Symbol | Characte | ristic | Min | Max | Units | Conditions |
|---------------|---------|-----------------|--------------|------|-----|-------|------------------------------|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 4700 | _ | ns | Only relevant for Repeated |
| | | Setup Time | 400 kHz mode | 600 | _ | | Start condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4000 | _ | ns | After this period, the first |
| | | Hold Time | 400 kHz mode | 600 | _ | | clock pulse is generated |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 4700 | | ns | |
| | | Setup Time | 400 kHz mode | 600 | _ | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 4000 | _ | ns | |
| | | Hold Time | 400 kHz mode | 600 | _ | | |

FIGURE 27-18: I²C[™] BUS DATA TIMING




| Param. No. | Symbol | Characte | eristic | Min | Мах | Units | Conditions |
|---------------|---------|---------------------|--------------|-------------|------|-------|---|
| 100 | Thigh | Clock High Time | 100 kHz mode | 4.0 | | μS | |
| | | | 400 kHz mode | 0.6 | _ | μS | |
| | | | MSSP Module | 1.5 Tcy | | | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 4.7 | — | μS | |
| | | | 400 kHz mode | 1.3 | | μS | |
| | | | MSSP Module | 1.5 Tcy | | | |
| 102 | Tr | SDA and SCL Rise | 100 kHz mode | — | 1000 | ns | |
| | | Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | CB is specified to be from 10 to 400 pF |
| 103 | TF | SDA and SCL Fall | 100 kHz mode | _ | 300 | ns | |
| | | Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | CB is specified to be from 10 to 400 pF |
| 90 | TSU:STA | Start Condition | 100 kHz mode | 4.7 | _ | μS | Only relevant for Repeated |
| | | Setup Time | 400 kHz mode | 0.6 | | μS | Start condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4.0 | | μS | After this period, the first |
| | | Hold Time | 400 kHz mode | 0.6 | — | μS | clock pulse is generated |
| 106 | THD:DAT | Data Input Hold | 100 kHz mode | 0 | | ns | |
| | | Time | 400 kHz mode | 0 | 0.9 | μS | |
| 107 | TSU:DAT | Data Input Setup | 100 kHz mode | 250 | — | ns | (Note 2) |
| | | Time | 400 kHz mode | 100 | — | ns | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 4.7 | — | μS | |
| | | Setup Time | 400 kHz mode | 0.6 | — | μS | |
| 109 | ΤΑΑ | Output Valid from | 100 kHz mode | _ | 3500 | ns | (Note 1) |
| | | Clock | 400 kHz mode | _ | — | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | | μS | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | | μS | before a new transmission can start |
| D102 | Св | Bus Capacitive Load | ding | | 400 | pF | |

TABLE 27-19: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.







TABLE 27-20: MASTER SSP I²C[™] BUS START/STOP BITS REQUIREMENTS

| Param. No. | Symbol | Characte | eristic | Min | Max | Units | Conditions |
|---------------|---------|-----------------|---------------------------|------------------|-----|-------|------------------------|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | Only relevant for |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | After this period, the |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | first clock pulse is |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | | | generated |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | I | | |

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

FIGURE 27-20: MASTER SSP I²C™ BUS DATA TIMING



| Param. No. | Symbol | Charac | teristic | Min | Max | Units | Conditions |
|---------------|---------|-------------------|---------------------------|------------------|------|-------|--|
| 100 | Тнідн | Clock High Time | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | | ms | |
| 102 | TR | SDA and SCL | 100 kHz mode | _ | 1000 | ns | CB is specified to be from |
| | | Rise Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | _ | 300 | ns | |
| 103 | TF | SDA and SCL | 100 kHz mode | | 300 | ns | CB is specified to be from |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | _ | 100 | ns | |
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | Only relevant for |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | | ms | condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | After this period, the first |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | clock pulse is generated |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | | ms | |
| 106 | THD:DAT | Data Input | 100 kHz mode | 0 | _ | ns | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | ms | |
| 107 | TSU:DAT | Data Input | 100 kHz mode | 250 | | ns | (Note 2) |
| | | Setup Time | 400 kHz mode | 100 | _ | ns | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 109 | ΤΑΑ | Output Valid | 100 kHz mode | — | 3500 | ns | |
| | | from Clock | 400 kHz mode | — | 1000 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | — | _ | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | | ms | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | _ | ms | before a new transmission can start |
| D102 | Св | Bus Capacitive Lo | bading | _ | 400 | pF | |

TABLE 27-21: MASTER SSP I²C[™] BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.




TABLE 27-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param No. | Symbol | Characteristic | | Min | Мах | Units | Conditions |
|--------------|----------|--|---------------------|-----|-----|-------|------------|
| 120 | TckH2dtV | SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid | PIC18 F XXXX | _ | 40 | ns | |
| | | | PIC18LFXXXX | — | 100 | ns | VDD = 2.0V |
| 121 | Tckrf | Clock Out Rise Time and Fall Time | PIC18FXXXX | _ | 20 | ns | |
| | | (Master mode) | | _ | 50 | ns | VDD = 2.0V |
| 122 | Tdtrf | Data Out Rise Time and Fall Time | PIC18FXXXX | — | 20 | ns | |
| | | | PIC18LFXXXX | _ | 50 | ns | VDD = 2.0V |

FIGURE 27-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

| Param. No. | Symbol | Characteristic | Min | Max | Units | Conditions |
|---------------|----------|--|-----|-----|-------|------------|
| 125 | TdtV2ckl | SYNC RCV (MASTER & SLAVE) Data Hold before CK \downarrow (DT hold time) | 10 | | ns | |
| 126 | TckL2dtl | Data Hold after CK \downarrow (DT hold time) | 15 | | ns | |

| | | A/D CONVERTER CHARAC | | | i | | i |
|--------------|---------------|---|------------|----------|------------------|----------|---|
| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
| A01 | NR | Resolution | — | | 10 | bit | $\Delta \text{VREF} \geq 3.0 \text{V}$ |
| A03 | EIL | Integral Linearity Error | — | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A04 | Edl | Differential Linearity Error | — | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A06 | EOFF | Offset Error | — | — | <±2 | LSb | $\Delta VREF \ge 3.0V$ |
| A07 | Egn | Gain Error | — | _ | <±1 | LSb | $\Delta VREF \ge 3.0V$ |
| A10 | — | Monotonicity | Gi | uarantee | d ⁽¹⁾ | _ | $VSS \leq VAIN \leq VREF$ |
| A20 | $\Delta VREF$ | Reference Voltage Range (VREFH – VREFL) | 1.8 3 | _ | | V V | $\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$ |
| A21 | VREFH | Reference Voltage High | — | _ | VDD + 3.0V | V | |
| A22 | VREFL | Reference Voltage Low | Vss – 0.3V | _ | | V | |
| A25 | VAIN | Analog Input Voltage | VREFL | _ | VREFH | V | |
| A30 | ZAIN | Recommended Impedance of Analog Voltage Source | — | | 2.5 | kΩ | |
| A50 | IREF | VREF Input Current ⁽²⁾ | | | 5 150 | μΑ μΑ | During VAIN acquisition. During A/D conversion cycle. |

TABLE 27-24: A/D CONVERTER CHARACTERISTICS

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.




TABLE 27-25: A/D CONVERSION REQUIREMENTS

| Param No. | Symbol | Charact | eristic | Min | Мах | Units | Conditions |
|--------------|--------|--|-------------|-----|---------------------|-------|--|
| 130 | Tad | A/D Clock Period | PIC18FXXXX | 0.7 | 25.0 ⁽¹⁾ | μS | Tosc based, VREF \geq 3.0V |
| | | | PIC18LFXXXX | 1.4 | 25.0 ⁽¹⁾ | μS | VDD = 2.0V; Tosc based, VREF full range |
| | | | PIC18FXXXX | _ | 1 | μS | A/D RC mode |
| | | | PIC18LFXXXX | — | 3 | μS | VDD = 2.0V; A/D RC mode |
| 131 | TCNV | Conversion Time (not including acquisition time) ⁽²⁾ | | 11 | 12 | Tad | |
| 132 | TACQ | Acquisition Time ⁽³⁾ | | 1.4 | | μS | -40°C to +85°C |
| 135 | Tswc | Switching Time from Convert \rightarrow Sample | | — | (Note 4) | | |
| 137 | TDIS | Discharge Time | | 0.2 | — | μS | |

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω .

4: On the following cycle of the device clock.

NOTES:

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC



28-Lead QFN



28-Lead SSOP

Г





Example



Example



Example



| Legend: | XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. | | | | |
|---------|---|--|--|--|--|--|
| | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | | | | | |

28.1 Package Marking Information (Continued)



Example



44-Lead QFN



Example



44-Lead TQFP




Example



28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | |
|----------------------------|------------|-------|----------|-------|
| Dimensi | ion Limits | MIN | NOM | MAX |
| Number of Pins | Ν | | 28 | |
| Pitch | е | | .100 BSC | |
| Top to Seating Plane | Α | - | - | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | - | _ |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | _ | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









| | Units | MILLIMETERS | | | |
|--------------------------|------------------|-------------|----------|------|--|
| | Dimension Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 28 | | |
| Pitch | e | | 1.27 BSC | | |
| Overall Height | А | - | - | 2.65 | |
| Molded Package Thickness | A2 | 2.05 | - | - | |
| Standoff § | A1 | 0.10 | - | 0.30 | |
| Overall Width | E | 10.30 BSC | | | |
| Molded Package Width | E1 | 7.50 BSC | | | |
| Overall Length | D | 17.90 BSC | | | |
| Chamfer (optional) | h | 0.25 | | 0.75 | |
| Foot Length | L | 0.40 | - | 1.27 | |
| Footprint | L1 | | 1.40 REF | | |
| Foot Angle Top | φ | 0° | | 8° | |
| Lead Thickness | С | 0.18 | - | 0.33 | |
| Lead Width | b | 0.31 | _ | 0.51 | |
| Mold Draft Angle Top | α | 5° | _ | 15° | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | |
|------------------------|----------|-------------|----------|------|
| Dimensio | n Limits | MIN | NOM | MAX |
| Number of Pins | Ν | | 28 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | Е | 6.00 BSC | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 |
| Overall Length | D | | 6.00 BSC | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 |
| Contact Width | b | 0.23 | 0.30 | 0.35 |
| Contact Length | L | 0.50 | 0.55 | 0.70 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|-------------|------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.65 BSC | |
| Optional Center Pad Width | W2 | | | 4.25 |
| Optional Center Pad Length | T2 | | | 4.25 |
| Contact Pad Spacing | C1 | | 5.70 | |
| Contact Pad Spacing | C2 | | 5.70 | |
| Contact Pad Width (X28) | X1 | | | 0.37 |
| Contact Pad Length (X28) | Y1 | | | 1.00 |
| Distance Between Pads | G | 0.20 | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | 6 |
|--------------------------|------------------|----------|----------|-------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 28 | |
| Pitch | e | | 0.65 BSC | |
| Overall Height | А | - | - | 2.00 |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 |
| Standoff | A1 | 0.05 | - | _ |
| Overall Width | E | 7.40 | 7.80 | 8.20 |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 |
| Overall Length | D | 9.90 | 10.20 | 10.50 |
| Foot Length | L | 0.55 | 0.75 | 0.95 |
| Footprint | L1 | 1.25 REF | | |
| Lead Thickness | С | 0.09 | - | 0.25 |
| Foot Angle | φ | 0° | 4° | 8° |
| Lead Width | b | 0.22 | - | 0.38 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | | |
|----------------------------|------------------|----------|-----|-------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 40 | |
| Pitch | е | .100 BSC | | |
| Top to Seating Plane | A | - | - | .250 |
| Molded Package Thickness | A2 | .125 | - | .195 |
| Base to Seating Plane | A1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .590 | - | .625 |
| Molded Package Width | E1 | .485 | - | .580 |
| Overall Length | D | 1.980 | - | 2.095 |
| Tip to Seating Plane | L | .115 | - | .200 |
| Lead Thickness | С | .008 | - | .015 |
| Upper Lead Width | b1 | .030 | - | .070 |
| Lower Lead Width | b | .014 | - | .023 |
| Overall Row Spacing § | eB | _ | - | .700 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-016B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







| | Units | MILLIMETERS | | |
|------------------------|------------------|-------------|----------|------|
| | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | | 44 | |
| Pitch | e | | 0.65 BSC | |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF | | |
| Overall Width | E | 8.00 BSC | | |
| Exposed Pad Width | E2 | 6.30 | 6.45 | 6.80 |
| Overall Length | D | | 8.00 BSC | |
| Exposed Pad Length | D2 | 6.30 | 6.45 | 6.80 |
| Contact Width | b | 0.25 | 0.30 | 0.38 |
| Contact Length | L | 0.30 | 0.40 | 0.50 |
| Contact-to-Exposed Pad | К | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|------------------|------|----------|------|
| Dimension | Dimension Limits | | NOM | MAX |
| Contact Pitch | E | | 0.65 BSC | |
| Optional Center Pad Width | W2 | | | 6.80 |
| Optional Center Pad Length | T2 | | | 6.80 |
| Contact Pad Spacing | C1 | | 8.00 | |
| Contact Pad Spacing | C2 | | 8.00 | |
| Contact Pad Width (X44) | X1 | | | 0.35 |
| Contact Pad Length (X44) | Y1 | | | 0.80 |
| Distance Between Pads | G | 0.25 | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Overall Length

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

D

E1

D1

С

b

α

β

0.09

0.30

11°

11°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

0.20

0.45

13°

13°

12.00 BSC

10.00 BSC 10.00 BSC

_


0.37

12°

12°

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIM | ETERS | | |
|---------------------------|--------|----------|-------|------|
| Units Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | 0.80 BSC | | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X44) | X1 | | | 0.55 |
| Contact Pad Length (X44) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.25 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

APPENDIX A: REVISION HISTORY

Revision A (July 2005)

Original data sheet for PIC18F2221/2321/4221/4321 devices.

Revision B (August 2006)

Updated Section 26.0 "Electrical Characteristic".

Revision C (October 2006)

This revision includes updates to the packaging diagrams.

Revision D (January 2007)

This revision includes updates to the packaging diagrams.

Revision E (February 2007)

This revision includes updates to the packaging diagrams.

Revision F (September 2009)

This revision includes a new chapter, Section 2.0 "Guidelines for Getting Started with PIC18F Microcontrollers". There are also updates to Section 27.0 "Electrical Characteristics", Section 28.0 "Packaging Information" and minor text edits throughout document.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

| Features | PIC18F2221 | PIC18F2321 | PIC18F4221 | PIC18F4321 |
|--|--|--|--|--|
| Program Memory (Bytes) | 4096 | 8192 | 4096 | 8192 |
| Program Memory (Instructions) | 2048 | 4096 | 2048 | 4096 |
| Interrupt Sources | 19 | 19 | 20 | 20 |
| I/O Ports | Ports A, B, C, (E) | Ports A, B, C, (E) | Ports A, B, C, D, E | Ports A, B, C, D, E |
| Capture/Compare/PWM Modules | 2 | 2 | 1 | 1 |
| Enhanced Capture/Compare/ PWM Modules | 0 | 0 | 1 | 1 |
| Parallel Communications (PSP) | No | No | Yes | Yes |
| 10-Bit Analog-to-Digital Module | 10 input channels | 10 input channels | 13 input channels | 13 input channels |
| Packages | 28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN | 28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN | 40-pin PDIP 44-pin TQFP 44-pin QFN | 40-pin PDIP 44-pin TQFP 44-pin QFN |

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

The PIC18F2221/2321/4221/4321 family of devices is functionally the same as the PIC18F4320 family. Code written for a PIC18F4320 will generally work on a PIC18F4321 with few or no changes.

The following is a list of changes the user should be aware of when migrating an application from the PIC18F4320 to the PIC18F4321. Code written for the PIC18F4321 may not run as expected due to these differences.

- Entry to power-managed modes has changed. Modifying the SCS1:SCS0 bits (OSCCON<1:0>) immediately changes the current clock source. It is not necessary to execute a SLEEP instruction to change clock sources. Refer to Section 4.1.2 "Entering Power-Managed Modes" for details.
- Exit from power-managed modes has changed. A WDT wake or interrupt does not cause an automatic return to PRI_RUN mode. The controller will execute code while continuing to use the current clock source. If the controller was operating in RC_IDLE or RC_RUN mode, an interrupt will cause entry to RC_RUN mode until code selects another power-managed mode. Refer to Section 4.4 "Idle Modes" for details.
- The extended instruction set can be configured as enabled using the XINST bit (CONFIG4L<6>). The access memory map is also modified when the extended instruction set is enabled. Refer to Section 6.5 "Data Memory and the Extended Instruction Set" and Section 24.2 "Extended Instruction Set" for details.
- 4. There may also be changes to the electrical specifications. Refer to **Section 27.0** "**Electrical Characteristics**" for details.

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442*". The changes discussed, while device specific, are generally applicable to all mid-range to Enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*".

This Application Note is available as Literature Number DS00726.

INDEX

Α

| A/D | 233 |
|--|---------------------------------------|
| Acquisition Requirements | |
| ADCON0 Register | |
| ADCON1 Register | |
| ADCON2 Register | |
| ADRESH Register | |
| 0 | |
| ADRESL Register | |
| Analog Port Pins, Configuring | |
| Associated Registers | |
| Configuring the Module | |
| Conversion Clock (TAD) | |
| Conversion Requirements | |
| Conversion Status (GO/DONE Bit) | |
| Conversions | 241 |
| Converter Characteristics | 370 |
| Converter Interrupt, Configuring | 237 |
| Discharge | |
| Operation in Power-Managed Modes | |
| Selecting and Configuring Acquisition Time | |
| Special Event Trigger (CCP) | |
| | |
| Special Event Trigger (ECCP) | |
| Use of the CCP2 Trigger | |
| Absolute Maximum Ratings | |
| AC (Timing) Characteristics | 352 |
| Load Conditions for Device Timing | |
| Specifications | 353 |
| Parameter Symbology | 352 |
| Temperature and Voltage Specifications | 353 |
| Timing Conditions | |
| AC Characteristics | |
| Internal RC Accuracy | 355 |
| Access Bank | |
| Mapping with Indexed Literal Offset | |
| Addressing Mode | 77 |
| ACKSTAT | |
| ACKSTAT Status Flag | |
| • | |
| ADCON0 Register | |
| GO/DONE Bit | |
| ADCON1 Register | |
| ADCON2 Register | |
| ADDFSR | 322 |
| ADDLW | 285 |
| ADDULNK | 322 |
| ADDWF | 285 |
| ADDWFC | 286 |
| ADRESH Register | 233 |
| ADRESL Register | |
| Analog-to-Digital Converter. See A/D. | |
| ANDLW | 286 |
| ANDWF | |
| Assembler | 201 |
| | 220 |
| MPASM Assembler | |
| Auto-Wake-up on Sync Break Character | |
| | |
| В | |
| - | 226 |
| Bank Select Register (BSR) | 226 65 |
| Bank Select Register (BSR) Baud Rate Generator | 226 65 197 |
| Bank Select Register (BSR) Baud Rate Generator BC | 226 65 197 287 |
| Bank Select Register (BSR) Baud Rate Generator BC BCF | 226 65 197 287 288 |
| Bank Select Register (BSR) Baud Rate Generator BC | 226 65 197 287 288 201 |

| Block Diagrams | |
|---|--|
| A/D | |
| Analog Input Model | |
| Baud Rate Generator | |
| Capture Mode Operation | |
| Comparator Analog Input Model | |
| Comparator I/O Operating Modes Comparator Output | |
| Comparator Voltage Reference | |
| Comparator Voltage Reference Output | |
| Buffer Example | 251 |
| Compare Mode Operation | |
| Device Clock | |
| Enhanced PWM | |
| EUSART Receive | 225 |
| EUSART Transmit | 222 |
| External Power-on Reset Circuit | |
| (Slow VDD Power-up) | |
| Fail-Safe Clock Monitor | |
| Generic I/O Port | |
| High/Low-Voltage Detect with External Input | |
| HSPLL | |
| Interrupt Logic | |
| INTOSC and PLL | |
| MSSP (I ² C Master Mode) MSSP (I ² C Mode) | 195 |
| MSSP (I C Mode) | |
| On-Chip Reset Circuit | |
| PIC18F2221/2321 | |
| PIC18F4221/4321 | |
| PORTD and PORTE (Parallel Slave Port) | |
| PWM Operation (Simplified) | |
| | |
| | |
| Reads from Flash Program Memory | 83 |
| | 83 245 |
| Reads from Flash Program Memory Single Comparator | 83 245 79 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory | 83 245 79 80 85 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode | |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode | |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 | 83 245 79 80 85 130 130 134 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) | |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 | 83 245 79 80 130 130 134 134 134 140 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 | 83 245 79 80 85 130 130 134 134 140 142 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) | 83 245 79 80 85 130 134 134 134 140 142 142 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer | 83 245 79 80 85 130 134 134 134 140 142 142 142 142 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) | 83 245 79 80 85 130 130 134 134 140 142 142 269 288 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN | 83 245 79 80 85 130 130 134 134 140 142 142 269 288 289 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC | 83 245 79 80 85 130 130 134 134 140 142 269 288 289 289 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 Timer1 (16-Bit Read/Write Mode) Timer3 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNN | 83 245 79 80 85 130 130 134 134 140 142 269 288 289 289 290 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer1 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNOV BNZ BOR. See Brown-out Reset. | 83 245 79 80 85 130 130 134 134 140 142 269 288 289 289 289 290 290 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer1 infer1 Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BN BNOV BNZ BOR. See Brown-out Reset. | 83 245 79 80 85 130 134 134 134 140 142 269 288 289 289 289 289 290 290 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer1 infer1 Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 Timer3 Timer3 BN BN BN BNOV BN BN BN BN BN BN BN BNA | 83 245 79 80 85 130 134 134 134 142 142 269 288 289 289 289 289 290 290 293 291 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer1 inter1 Timer2 Timer3 (16-Bit Read/Write Mode) Timer3 Timer3 Timer3 BN | 83 245 79 80 85 130 134 134 134 142 142 269 288 289 289 289 289 290 290 293 291 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Write Sto Flash Program Memory Timer0 in 16-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV BRA Break Character (12-Bit) Transmit and Receive BRG. See Baud Rate Generator. | 83 245 79 80 85 130 130 134 142 142 269 288 289 289 289 289 289 289 290 290 290 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNN BNN BNN BNN BNN BNN BNN BNN BNN BNN BNN BNN BNN BNC BNN BNN BNC BNN BNN BNC BNN BNC BNN BNC BNN BNC BNN | 83 245 79 80 85 130 130 134 134 142 142 269 289 289 289 289 289 289 290 290 290 291 291 227 50 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNC BNN BNOV BNZ BOR. See Brown-out Reset. BOV BRA BRA BRA BRA BRA BRA BRA BRA Break Character (12-Bit) Transmit and Receive BRG. See Baud Rate Generator. Brown-out Reset (BOR) Detecting | 83 245 79 80 85 130 130 134 134 142 142 269 289 289 289 289 289 290 290 290 291 227 50 50 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Writes to Flash Program Memory Timer0 in 16-Bit Mode Timer0 in 8-Bit Mode Timer1 (16-Bit Read/Write Mode) Timer2 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNC BNN BNC BNN BNC BNN BNC BNN BNC BNN BNC BNR BNC BN | 83 245 79 80 85 130 130 134 142 142 269 288 289 289 289 289 290 290 290 290 290 291 227 50 50 50 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Write Sto Flash Program Memory Timer0 in 16-Bit Mode Timer1 infer1 Timer2 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNOV BN BNC BNR BNC BNR BNC BNR BNC BNR BNC BNR BOR | 83 245 79 80 85 130 134 134 142 142 269 289 290 291 227 50 50 50 |
| Reads from Flash Program Memory Single Comparator | 83 245 79 80 85 130 134 134 142 142 269 289 289 290 291 50 50 50 50 291 |
| Reads from Flash Program Memory Single Comparator Table Read Operation Table Write Operation Table Write Sto Flash Program Memory Timer0 in 16-Bit Mode Timer1 infer1 Timer2 Timer3 (16-Bit Read/Write Mode) Watchdog Timer BN BNC BNN BNOV BN BRA BOR. See Brown-out Reset. BOV BRA Break Character (12-Bit) Transmit and Receive BRG. See Baud Rate Generator. Brown-out Reset (BOR) Detecting Disabling in Sleep Mode Software Enabled BSF BTFSC | 83 245 79 80 85 130 134 134 140 142 269 289 290 291 227 50 50 50 291 292 |
| Reads from Flash Program Memory Single Comparator | 83 245 79 80 85 130 134 134 142 142 269 289 290 293 291 50 50 50 291 292 292 |
| Reads from Flash Program Memory Single Comparator | 83 245 79 80 85 130 134 134 142 142 269 289 290 291 227 50 50 291 292 292 293 |

С

| C Compilers | |
|--|-----|
| MPLAB C18 | |
| MPLAB C30 | |
| CALL | 294 |
| CALLW | |
| Capture (CCP Module) | |
| Associated Registers | |
| CCP Pin Configuration | |
| CCPRxH:CCPRxL Registers | |
| Prescaler | |
| Software Interrupt | |
| Timer1/Timer3 Mode Selection | 147 |
| Capture (ECCP Module) | |
| Capture/Compare/PWM (CCP) | |
| Capture Mode. See Capture. | |
| CCPRxH Register | 146 |
| CCPRxL Register | |
| Compare Mode. See Compare. | |
| Interaction of Two CCP Modules | 1/6 |
| Module Configuration | |
| Pin Assignment | |
| Timer Resources | |
| Clock Sources | |
| | |
| Selecting the 31 kHz Source | |
| Selection Using OSCCON Register | |
| | |
| CLRWDT | |
| Code Examples | 00 |
| 16 x 16 Signed Multiply Routine | |
| 16 x 16 Unsigned Multiply Routine | |
| 8 x 8 Signed Multiply Routine | |
| 8 x 8 Unsigned Multiply Routine | |
| Address Masking | |
| Changing Between Capture Prescalers | |
| Computed GOTO Using an Offset Value | |
| Data EEPROM Read | |
| Data EEPROM Refresh Routine | |
| Data EEPROM Write | |
| Erasing a Flash Program Memory Row | |
| Fast Register Stack | 62 |
| How to Clear RAM (Bank 1) Using Indirect | |
| Addressing | 73 |
| Implementing a Real-Time Clock Using a | |
| Timer1 Interrupt Service | |
| Initializing PORTA | |
| Initializing PORTB | |
| Initializing PORTC | |
| Initializing PORTD | |
| Initializing PORTE | |
| Loading the SSPBUF (SSPSR) Register | |
| Reading a Flash Program Memory Word | 83 |
| Saving STATUS, WREG and BSR | |
| Registers in RAM | |
| Writing to Flash Program Memory | |
| Code Protection | |
| Associated Registers | 275 |
| Configuration Register Protection | |
| Data EEPROM | |
| Program Memory | |
| COMF | |
| Comparator | |
| Analog Input Connection Considerations | |
| Associated Registers | |
| Configuration | |
| | |

| Effects of a Reset | |
|--------------------------------------|-----|
| Interrupts | |
| Operation | |
| Operation During Sleep | |
| Outputs | 245 |
| Reference | |
| External Signal | |
| Internal Signal | |
| Response Time | 245 |
| Comparator Specifications | 350 |
| Comparator Voltage Reference | 249 |
| Accuracy and Error | |
| Associated Registers | 251 |
| Configuring | |
| Connection Considerations | |
| Effects of a Reset | 250 |
| Operation During Sleep | 250 |
| Compare (CCP Module) | |
| CCPRx Register | |
| Pin Configuration | |
| Software Interrupt | |
| Special Event Trigger | |
| Timer1/Timer3 Mode Selection | |
| Compare (ECCP Module) | |
| Special Event Trigger | |
| Computed GOTO | |
| Configuration Bits | |
| Context Saving During Interrupts | |
| Conversion Considerations | |
| CPFSEQ | |
| CPFSGT | |
| CPFSLT | |
| Crystal Oscillator/Ceramic Resonator | |
| Customer Change Notification Service | |
| Customer Notification Service | |
| Customer Support | |
| successes support | |

D

| Data | Addressing Modes | 73 |
|------|--|----|
| (| Comparing Options with the Extended | |
| | Instruction Set Enabled | 76 |
| | Direct | |
| I | Indexed Literal Offset | |
| | Instructions Affected | 75 |
| | Indirect | |
| I | Inherent and Literal | 73 |
| Data | EEPROM Memory | 89 |
| | Associated Registers | 93 |
| I | EEADR Register | 89 |
| I | EECON1 Register | 89 |
| I | EECON2 Register | 89 |
| I | EEDATA Register | 89 |
| (| Operation During Code-Protect | 92 |
| 1 | Protection Against Spurious Write | 92 |
| I | Reading | 91 |
| , I | Using | 92 |
| 1 | Write Verify | 91 |
| 1 | Writing | 91 |
| Data | Memory | 65 |
| | Access Bank | 67 |
| á | and the Extended Instruction Set | 75 |
| I | Bank Select Register (BSR) | 65 |
| (| General Purpose Registers | 67 |
| I | Map for PIC18F2221/2321/4221/4321 Family | 66 |
| : | Special Function Registers | 68 |
| | | |

| DAW | 298 |
|--------------------------------------|------|
| DC Characteristics | 347 |
| Power-Down and Supply Current | 337 |
| Supply Voltage | 336 |
| DCFSNZ | 299 |
| DECF | 298 |
| DECFSZ | 299 |
| Development Support | 329 |
| Device Differences | |
| Device Overview | 9 |
| Details on Individual Family Members | . 10 |
| Features (table) | . 11 |
| New Core Features | 9 |
| Other Special Features | . 10 |
| Device Reset Timers | .51 |
| Oscillator Start-up Timer (OST) | .51 |
| PLL Lock Time-out | 51 |
| Power-up Timer (PWRT) | .51 |
| Time-out Sequence | 51 |
| Direct Addressing | .74 |

Е

| Effect on Standard PIC MCU Instructions | 326 |
|--|------|
| Effects of Power-Managed Modes on Various | |
| Clock Sources | 38 |
| Electrical Characteristics | 333 |
| Enhanced Capture/Compare/PWM (ECCP) | 153 |
| Associated Registers | 166 |
| Capture and Compare Modes | 154 |
| Capture Mode. See Capture (ECCP Module). | |
| Outputs and Configuration | 154 |
| Pin Configurations for ECCP1 | 154 |
| PWM Mode. See PWM (ECCP Module). | |
| Standard PWM Mode | 154 |
| Timer Resources | 154 |
| Enhanced PWM Mode. See PWM (ECCP Module) | 155 |
| Enhanced Universal Synchronous Asynchronous Rece | iver |
| Transmitter (EUSART). See EUSART. | |
| Equations | |
| A/D Acquisition Time | 238 |
| A/D Minimum Charging Time | 238 |
| Calculating the Minimum Required | |
| Acquisition Time | 238 |
| Errata | 8 |
| EUSART | |
| Asynchronous Mode | |
| 12-Bit Break Transmit and Receive | 227 |
| Associated Registers, Receive | 225 |
| Associated Registers, Transmit | |
| Auto-Wake-up on Sync Break | 226 |
| Receiver | 224 |
| Setting up 9-Bit Mode with Address Detect | 224 |
| Transmitter | 221 |
| Baud Rate Generator | |
| Operation in Power-Managed Mode | 215 |
| Baud Rate Generator (BRG) | 215 |
| Associated Registers | |
| Auto-Baud Rate Detect | 219 |
| Baud Rate Error, Calculating | |
| Baud Rates, Asynchronous Modes | |
| High Baud Rate Select (BRGH Bit) | 215 |
| Sampling | 215 |

| Synchronous Master Mode | 228 |
|--------------------------------|-----|
| Associated Registers, Receive | 230 |
| Associated Registers, Transmit | 229 |
| Reception | 230 |
| Transmission | 228 |
| Synchronous Slave Mode | 231 |
| Associated Registers, Receive | 232 |
| Associated Registers, Transmit | 231 |
| Reception | 232 |
| Transmission | 231 |
| Extended Instruction Set | |
| ADDFSR | 322 |
| ADDULNK | 322 |
| and Using MPLAB Tools | 328 |
| CALLW | 323 |
| Considerations for Use | 326 |
| MOVSF | 323 |
| MOVSS | 324 |
| PUSHL | 324 |
| SUBFSR | 325 |
| SUBULNK | 325 |
| Syntax | |
| External Clock Input | 30 |

F

| • | |
|--|----------|
| Fail-Safe Clock Monitor | 259, 272 |
| Exiting Operation | 272 |
| Interrupts in Power-Managed Modes | |
| POR or Wake From Sleep | 273 |
| WDT During Oscillator Failure | |
| Fast Register Stack | |
| Firmware Instructions | 279 |
| Flash Program Memory | |
| Associated Registers | 87 |
| Control Registers | |
| EECON1 and EECON2 | 80 |
| TABLAT (Table Latch) Register | 82 |
| TBLPTR (Table Pointer) Register | |
| Erase Sequence | 84 |
| Erasing | |
| Operation During Code-Protect | 87 |
| Reading | |
| Table Pointer | |
| Boundaries | 82 |
| Boundaries Based on Operation | 82 |
| Operations with TBLRD and TBLWT (table | e) 82 |
| Table Reads and Table Writes | |
| Write Sequence | 85 |
| Writing | 85 |
| Protection Against Spurious Writes | 87 |
| Unexpected Termination | 87 |
| Write Verify | 87 |
| FSCM. See Fail-Safe Clock Monitor. | |
| G | |
| • | |
| GOTO | 300 |

Н

| Hardware Multiplier | 95 |
|------------------------|----|
| Introduction | 95 |
| Operation | 95 |
| Performance Comparison | |
| | |

| Applications256 |
|-----------------------------------|
| |
| Associated Registers257 |
| Characteristics |
| Current Consumption255 |
| Effects of a Reset257 |
| Operation254 |
| During Sleep257 |
| Setup |
| Start-up Time255 |
| Typical Application256 |
| HLVD. See High/Low-Voltage Detect |

I

| I/O Ports | . 111 |
|---|-------|
| I ² C Mode (MSSP) | |
| Acknowledge Sequence Timing | |
| Associated Registers | .210 |
| Baud Rate Generator | . 197 |
| Bus Collision | |
| During a Repeated Start Condition | . 208 |
| During a Start Condition | .206 |
| During a Stop Condition | |
| Clock Arbitration | |
| Clock Stretching | |
| 10-Bit Slave Receive Mode (SEN = 1) | |
| 10-Bit Slave Transmit Mode | |
| 7-Bit Slave Receive Mode (SEN = 1) | |
| 7-Bit Slave Transmit Mode | |
| Clock Synchronization and the CKP Bit | |
| Effects of a Reset | |
| General Call Address Support | |
| I ² C Clock Rate w/BRG | |
| Master Mode | |
| Operation | |
| Reception | |
| Repeated Start Condition Timing | |
| Start Condition Timing | |
| Transmission | |
| Multi-Master Communication, Bus Collision | . 201 |
| and Arbitration | 205 |
| Multi-Master Mode | |
| Operation | |
| Read/Write Bit Information (R/W Bit) | |
| Read/Write Bit Information (R/W Bit) | |
| Registers | |
| Serial Clock (RC3/SCK/SCL) | 183 |
| Slave Mode | |
| Address Masking | |
| Addressing | |
| Reception | |
| Transmission | |
| Sleep Operation | |
| Stop Condition Timing | |
| ID Locations | |
| INCF | |
| INCFSZ | |
| In-Circuit Debugger | |
| In-Circuit Serial Programming (ICSP) | 277 |
| Single-Supply | 277 |
| Indexed Literal Offset Addressing | |
| and Standard PIC18 Instructions | 326 |
| Indexed Literal Offset Mode | |
| Indirect Addressing | |
| INFSNZ | |
| Initialization Conditions for all Registers | |
| | |

| Instruction Cycle | |
|-------------------------------------|-----|
| Clocking Scheme | |
| Instruction Flow/Pipelining | |
| Instruction Set | |
| ADDLW | |
| ADDWF | |
| ADDWF (Indexed Literal Offset Mode) | |
| ADDWFC | |
| ANDLW | |
| ANDWF | |
| BC | |
| BCF | |
| BN | |
| BNC | |
| BNN | |
| BNOV | |
| BNZ | |
| BOV | |
| BRA | |
| BSF | |
| BSF (Indexed Literal Offset Mode) | |
| BTFSC | |
| BTFSS | 292 |
| BTG | 293 |
| BZ | 294 |
| CALL | 294 |
| CLRF | 295 |
| CLRWDT | 295 |
| COMF | 296 |
| CPFSEQ | 296 |
| CPFSGT | 297 |
| CPFSLT | 297 |
| DAW | 298 |
| DCFSNZ | 299 |
| DECF | 298 |
| DECFSZ | 299 |
| Extended Instruction Set | 321 |
| General Format | 281 |
| GOTO | 300 |
| INCF | 300 |
| INCFSZ | 301 |
| INFSNZ | 301 |
| IORLW | 302 |
| IORWF | 302 |
| LFSR | 303 |
| MOVF | 303 |
| MOVFF | 304 |
| MOVLB | 304 |
| MOVLW | 305 |
| MOVWF | 305 |
| MULLW | 306 |
| MULWF | 306 |
| NEGF | 307 |
| NOP | 307 |
| Opcode Field Descriptions | 280 |
| POP | 308 |
| PUSH | 308 |
| RCALL | 309 |
| RESET | 309 |
| RETFIE | 310 |
| RETLW | 310 |
| RETURN | 311 |
| RLCF | 311 |
| RLNCF | |
| RRCF | 312 |

| RRNCF | |
|---|----------|
| SETF | |
| SETF (Indexed Literal Offset Mode) | |
| SLEEP | |
| Standard Instructions | |
| SUBFWB | |
| SUBLW | |
| SUBWF | |
| SUBWFB | |
| SWAPF | |
| TBLRD | |
| TBLWT | |
| TSTFSZ | |
| XORLW | |
| XORWF | |
| INTCON Registers | 99–101 |
| Inter-Integrated Circuit. See I ² C. | |
| Internal Oscillator Block | |
| Adjustment | |
| INTIO Modes | |
| INTOSC Frequency Drift | |
| INTOSC Output Frequency | |
| OSCTUNE Register | |
| PLL in INTOSC Modes | 33 |
| Internal RC Oscillator | |
| Use with WDT | |
| Internet Address | |
| Interrupt Sources | |
| A/D Conversion Complete | |
| Capture Complete (CCP) | |
| Compare Complete (CCP) | |
| Interrupt-on-Change (RB7:RB4) | |
| INTx Pin | |
| PORTB, Interrupt-on-Change | |
| TMR0 | 109 |
| TMR0 Overflow | |
| TMR1 Overflow | |
| TMR2 to PR2 Match (PWM) | 150, 155 |
| TMR3 Overflow | 141, 143 |
| Interrupts | |
| INTOSC, INTRC. See Internal Oscillator Block. | |
| IORLW | |
| IORWF | |
| IPR Registers | |
| | |

L

| LFSR | |
|--|--|
| Low-Voltage ICSP Programming. See Single-Supply ICSP | |
| Programming | |

Μ

| Master Clear (MCLR) | 49 |
|--|-----|
| Master Synchronous Serial Port (MSSP). See MSSP. | |
| Memory Organization | 59 |
| Data Memory | 65 |
| Program Memory | 59 |
| Memory Programming Requirements | 349 |
| Microchip Internet Web Site | 399 |
| Migration from Baseline to Enhanced Devices | 387 |
| Migration from High-End to Enhanced Devices | 388 |
| Migration from Mid-Range to Enhanced Devices | 388 |
| MOVF | 303 |
| MOVFF | 304 |
| MOVLB | 304 |
| MOVLW | 305 |
| MOVSF | 323 |

| MOVSS | 324 |
|---|-----|
| MOVWF | 305 |
| MPLAB ASM30 Assembler, Linker, Librarian | 330 |
| MPLAB ICD 2 In-Circuit Debugger | 331 |
| MPLAB ICE 2000 High-Performance Universal | |
| In-Circuit Emulator | 331 |
| MPLAB Integrated Development Environment | |
| Software | 329 |
| MPLAB PM3 Device Programmer | 331 |
| MPLAB REAL ICE In-Circuit Emulator System | 331 |
| MPLINK Object Linker/MPLIB Object Librarian | 330 |
| MSSP | |
| ACK Pulse 181, | 183 |
| Control Registers (general) | 167 |
| I ² C Mode. See I ² C Mode. | |
| Module Overview | 167 |
| SPI Master/Slave Connection | 171 |
| SPI Mode. See SPI Mode. | |
| SSPBUF Register | |
| SSPSR Register | 172 |
| MULLW | 306 |
| MULWF | 306 |
| | |

Ν

| NEGF | 307 |
|------|-----|
| NOP | 307 |

0

| Oscillator Configuration | |
|---------------------------------|------------|
| EC | |
| ECIO | 29 |
| HS | 29 |
| HSPLL | 29 |
| Internal Oscillator Block | 32 |
| INTIO1 | 29 |
| INTIO2 | 29 |
| LP | 29 |
| RC | 29 |
| RCIO | 29 |
| XT | 29 |
| Oscillator Selection | 259 |
| Oscillator Start-up Timer (OST) | 38, 51 |
| Oscillator Switching | 35 |
| Oscillator Transitions | 36 |
| Oscillator, Timer1 | . 133, 143 |
| Oscillator, Timer3 | 141 |
| | |

Ρ

| Packaging Information | 373 |
|--------------------------------------|----------|
| Marking | 373 |
| Parallel Slave Port (PSP) | 120, 126 |
| Associated Registers | 127 |
| CS (Chip Select) | |
| PORTD | |
| RD (Read Input) | 126 |
| Select (PSPMODE Bit) | 120, 126 |
| WR (Write Input) | 126 |
| PICSTART Plus Development Programmer | |
| PIE Registers | |
| Pin Functions | |
| MCLR/VPP/RE3 | 14, 18 |
| OSC1/CLKI/RA7 | 14, 18 |
| OSC2/CLKO/RA6 | 14, 18 |
| RA0/AN0 | 15, 19 |
| RA1/AN1 | |
| | |

| | 15, 19 |
|--|-----------------------------------|
| RA3/AN3/VREF+ | 15, 19 |
| RA4/T0CKI/C1OUT | 15, 19 |
| RA5/AN4/SS/HLVDIN/C2OUT | 15, 19 |
| RB0/INT0/FLT0/AN12 | 16, 20 |
| RB1/INT1/AN10 | 16, 20 |
| RB2/INT2/AN8 | 16, 20 |
| RB3/AN9/CCP2 | 16, 20 |
| RB4/KBI0/AN11 | 16, 20 |
| RB5/KBI1/PGM | 16, 20 |
| RB6/KBI2/PGC | 16, 20 |
| RB7/KBI3/PGD | |
| RC0/T10SO/T13CKI | |
| RC1/T10SI/CCP2 | |
| RC2/CCP1 | |
| RC2/CCP1/P1A | |
| RC3/SCK/SCL | |
| RC4/SDI/SDA | , |
| RC5/SDO | , |
| RC6/TX/CK | |
| RC7/RX/DT | , |
| RD0/PSP0 | , |
| RD1/PSP1 | |
| | |
| RD2/PSP2 | |
| RD3/PSP3 | |
| RD4/PSP4 | |
| RD5/PSP5/P1B | |
| RD6/PSP6/P1C | |
| RD7/PSP7/P1D | |
| RE0/RD/AN5 | |
| RE1/WR/AN6 | |
| RE2/CS/AN7 | |
| VDD | 17, 23 |
| Vss | |
| | 17, 23 |
| Pinout I/O Descriptions | , |
| Pinout I/O Descriptions PIC18F2221/2321 | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP | 14 18 102 31 31 31 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC | 14 18 102 31 31 31 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP | 14 18 102 31 31 31 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. | 14 18 102 31 31 31 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register | 14 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register | 14 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB | 14 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers | 14 |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register ATB Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB PORTB Register PORTB Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register ATB Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register TRISA Register TRISA Register DORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC Associated Registers | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTC Register RC3/SCK/SCL Pin | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register TRISB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register PORTB Register PORTB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register RC3/SCK/SCL Pin TRISC Register PORTD | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register TRISB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register TRISB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register PORTB Associated Registers LATB Register TRISB Register TRISB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD Parallel Slave Port (PSP) Function | |
| Pinout I/O Descriptions PIC18F2221/2321 PIC18F4221/4321 PIR Registers PLL Frequency Multiplier HSPLL Oscillator Mode Use with INTOSC POP POR. See Power-on Reset. PORTA Associated Registers LATA Register PORTA Register TRISA Register TRISA Register PORTB Associated Registers LATB Register TRISB Register TRISB Register TRISB Register PORTC Associated Registers LATC Register PORTC Register PORTD Associated Registers LATD Register PORTD | |

| Associated Registers 125 |
|--|
| LATE Register |
| PORTE Register 123 |
| PSP Mode Select (PSPMODE Bit) 120 |
| TRISE Register |
| Power-Managed Modes |
| and A/D Operation |
| and EUSART Operation |
| and PWM Operation165 |
| and SPI Operation |
| Clock Sources |
| Clock Transitions and Status Indicators |
| Effects on Clock Sources |
| Entering |
| Exiting Idle and Sleep Modes |
| By Interrupt |
| By Reset |
| By WDT Time-out |
| Without an Oscillator Start-up Delay |
| Idle Modes |
| PRI IDLE |
| RC IDLE |
| - |
| SEC_IDLE |
| Run Modes |
| |
| PRI_RUN |
| RC_RUN |
| SEC_RUN |
| Sleep Mode |
| Summary (table) |
| Power-on Reset (POR) |
| Power-up Timer (PWRT)51 |
| Time-out Sequence |
| Power-up Delays |
| Power-up Timer (PWRT) |
| Prescaler |
| |
| Timer2 156 |
| Timer2 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 |
| Timer2 156 Prescaler, Timer0 131 Prescaler, Timer2 151 PRI_IDLE Mode 44 PRI_RUN Mode 40 Program Counter 60 PCL, PCH and PCU Registers 60 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memory60 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memory77 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Set77Instructions64 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memory60and Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Program Verification274 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Verification274Programming, Device Instructions279PSP. See Parallel Slave Port.131 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Verification274Programming, Device Instructions279PSP. See Parallel Slave Port.Pulse-Width Modulation. See PWM (CCP Module) and |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Verification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUIse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module). |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Meming, Device Instructions274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Verification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308PUSH308PUSH308PUSH308 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Werification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308PUSH308PUSH308PUSH324 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Werification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308PUSH308PUSH308PUSH304PWM (CCP Module).324PWM (CCP Module)324 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Werification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308PUSH308PUSH and POP Instructions61PUSHL324PWM (CCP Module)324PWM (CCP Module)352 |
| Timer2156Prescaler, Timer0131Prescaler, Timer2151PRI_IDLE Mode44PRI_RUN Mode40Program Counter60PCL, PCH and PCU Registers60PCLATH and PCLATU Registers60Program Memoryand Extended Instruction Setand Extended Instruction Set77Instructions64Two-Word64Interrupt Vector59Look-up Tables62Map and Stack (diagram)59Reset Vector59Program Werification274Programming, Device Instructions279PSP. See Parallel Slave Port.279PUSH308PUSH308PUSH308PUSH304PWM (CCP Module).324PWM (CCP Module)324 |

| Example Frequencies/Resolutions | 151 |
|--|----------|
| Operation Setup | 151 |
| Period | 150 |
| TMR2 to PR2 Match | 150, 155 |
| PWM (ECCP Module) | 155 |
| CCPR1H:CCPR1L Registers | |
| Duty Cycle | |
| Effects of a Reset | 165 |
| Enhanced PWM Auto-Shutdown | |
| Example Frequencies/Resolutions | 156 |
| Full-Bridge Application Example | 160 |
| Full-Bridge Mode | |
| Direction Change | 160 |
| Half-Bridge Mode | |
| Half-Bridge Output Mode Applications | |
| Example | 158 |
| Operation in Power-Managed Modes | 165 |
| Operation with Fail-Safe Clock Monitor | |
| Output Configurations | 156 |
| Output Relationships (Active-High) | 157 |
| Output Relationships (Active-Low) | 157 |
| Period | 155 |
| Programmable Dead-Band Delay | 162 |
| Setup for PWM Operation | |
| Start-up Considerations | |
| Q | |
| | 454 450 |
| Q Clock | 151.156 |

R

| ĸ | |
|---------------------------------------|-------|
| RAM. See Data Memory. | |
| RC Oscillator | |
| RCIO Oscillator Mode | 31 |
| RC_IDLE Mode | |
| RC_RUN Mode | |
| RCALL | 309 |
| RCON Register | |
| Bit Status During Initialization | |
| Reader Response | 400 |
| Register File | |
| Register File Summary | 69–71 |
| Registers | |
| ADCON0 (A/D Control 0) | 233 |
| ADCON1 (A/D Control 1) | 234 |
| ADCON2 (A/D Control 2) | 235 |
| BAUDCON (Baud Rate Control) | 214 |
| CCP1CON (Enhanced Capture/Compare/PWM | |
| Control 1) | 153 |
| CCPxCON (CCPx Control) | 145 |
| CMCON (Comparator Control) | |
| CONFIG1H (Configuration 1 High) | |
| CONFIG2H (Configuration 2 High) | |
| CONFIG2L (Configuration 2 Low) | |
| CONFIG3H (Configuration 3 High) | 263 |
| CONFIG4L (Configuration 4 Low) | 264 |
| CONFIG5H (Configuration 5 High) | 265 |
| CONFIG5L (Configuration 5 Low) | 265 |
| CONFIG6H (Configuration 6 High) | |
| CONFIG6L (Configuration 6 Low) | 266 |
| CONFIG7H (Configuration 7 High) | 267 |
| CONFIG7L (Configuration 7 Low) | 267 |
| CVRCON (Comparator Voltage | |
| Reference Control) | 249 |
| DEVID1 (Device ID 1) | 268 |
| DEVID2 (Device ID 2) | 268 |
| ECCP1AS (ECCP Auto-Shutdown Control) | 163 |
| | |

| ECCP1DEL (PWM Dead-Band Delay) 162 | |
|---|--------|
| EECON1 (Data EEPROM Control 1) 81, 9 | 0 |
| HLVDCON (High/Low-Voltage Detect Control) 253 | 3 |
| INTCON (Interrupt Control) | 9 |
| INTCON2 (Interrupt Control 2) 10 | 0 |
| INTCON3 (Interrupt Control 3) 10 | |
| IPR1 (Peripheral Interrupt Priority 1) 100 | |
| IPR2 (Peripheral Interrupt Priority 2) | |
| OSCCON (Oscillator Control) | |
| | |
| OSCTUNE (Oscillator Tuning) | |
| PIE1 (Peripheral Interrupt Enable 1) 104 | |
| PIE2 (Peripheral Interrupt Enable 2) 10 | |
| PIR1 (Peripheral Interrupt Request (Flag) 1) 102 | |
| PIR2 (Peripheral Interrupt Request (Flag) 2) 103 | |
| RCON (Reset Control) 48, 10 | 8 |
| RCSTA (Receive Status and Control) 213 | 3 |
| SSPADD(MSSP Address) 18 | 0 |
| SSPCON1 (MSSP Control 1, I ² C Mode) 178 | 8 |
| SSPCON1 (MSSP Control 1, SPI Mode) 16 | 9 |
| SSPCON2 (MSSP Control 2, I ² C Mode) | ģ |
| SSPSTAT (MSSP Status, I ² C Mode) | |
| SSPSTAT (MSSP Status, FC Mode) | / 0 |
| | |
| STATUS | |
| STKPTR (Stack Pointer) 6 | |
| T0CON (Timer0 Control) 129 | |
| T1CON (Timer1 Control)13 | |
| T2CON (Timer2 Control) 13 | 9 |
| T3CON (Timer3 Control) 14 | 1 |
| TRISE (PORTE/PSP Control) 124 | 4 |
| TXSTA (Transmit Status and Control) | |
| WDTCON (Watchdog Timer Control) | |
| RESET | |
| Reset State of Registers | |
| Resets | |
| Brown-out Reset (BOR) | |
| | |
| Oscillator Start-up Timer (OST) | |
| Power-on Reset (POR) | |
| Power-up Timer (PWRT)25 | |
| RETFIE | |
| RETLW | 0 |
| RETURN | 1 |
| Return Address Stack 60 | 0 |
| Associated Registers 60 | 0 |
| Return Stack Pointer (STKPTR) 6 | |
| Revision History | |
| RLCF | |
| RLNCF | |
| RRCF | |
| RRNCF | |
| | 0 |
| S | |
| SCK | 7 |
| SDI | |
| SDO | |
| | |
| SEC_IDLE Mode | |
| SEC_RUN Mode 4 | υ |

 Slave Select (SS)
 167

 SLEEP
 314

OSC1 and OSC2 Pin States 38

Serial Peripheral Interface. See SPI Mode.

Single-Supply ICSP Programming.

Sleep

| Software Simulator (MPLAB SIM) | 330 |
|---|---------|
| Special Event Trigger. See Compare (CCP Mode). | |
| Special Event Trigger. See Compare (ECCP Module). | - |
| Special Features of the CPU | |
| Special Function Registers | |
| Мар | |
| SPI Mode (MSSP) | |
| Associated Registers | 175 |
| Bus Mode Compatibility | 175 |
| Effects of a Reset | 175 |
| Enabling SPI I/O | 171 |
| Master Mode | |
| Master/Slave Connection | 171 |
| Operation | 170 |
| Operation in Power-Managed Modes | 175 |
| Serial Clock | |
| Serial Data In | 167 |
| Serial Data Out | 167 |
| Slave Mode | 173 |
| Slave Select | 167 |
| Slave Select Synchronization | 173 |
| SPI Clock | 172 |
| Typical Connection | |
| <u>SS</u> | 167 |
| SSPOV | |
| SSPOV Status Flag | 201 |
| SSPSTAT Register | |
| R/W Bit | 81. 183 |
| Stack Full/Underflow Resets | |
| SUBFSR | |
| SUBFWB | |
| SUBLW | |
| SUBULNK | |
| SUBWF | |
| SUBWFB | |
| SWAPF | |
| OW/01 | |

т

| Table Reads/Table Writes | |
|--|-----|
| TBLRD | 317 |
| TBLWT | 318 |
| Time-out in Various Situations (table) | 51 |
| Timer0 | 129 |
| Associated Registers | 131 |
| Operation | 130 |
| Overflow Interrupt | 131 |
| Prescaler | 131 |
| Prescaler Assignment (PSA Bit) | 131 |
| Prescaler Select (T0PS2:T0PS0 Bits) | |
| Prescaler. See Prescaler, Timer0. | |
| Reads and Writes in 16-Bit Mode | 130 |
| Source Edge Select (T0SE Bit) | 130 |
| Source Select (T0CS Bit) | |
| Switching Prescaler Assignment | |
| Timer1 | |
| 16-Bit Read/Write Mode | 135 |
| Associated Registers | |
| Interrupt | |
| Operation | |
| Oscillator1 | |
| Layout Considerations | |
| Low-Power Option | |
| Overflow Interrupt | |
| Resetting, Using the CCP Special Event Trigger | |
| Special Event Trigger (ECCP) | |
| TMR1H Register | |
| | 100 |

| TMR1L Register | |
|---|-----|
| Use as a Real-Time Clock | 136 |
| Timer2 | 139 |
| Associated Registers | 140 |
| Interrupt | |
| Operation | 139 |
| Output | 140 |
| PR2 Register 150, | |
| TMR2 to PR2 Match Interrupt | 155 |
| TMR2-to-PR2 Match Interrupt | 150 |
| Timer3 | |
| 16-Bit Read/Write Mode | 143 |
| Associated Registers | |
| Operation | |
| Oscillator 141, | |
| Overflow Interrupt141, | |
| Special Event Trigger (CCP) | |
| TMR3H Register | |
| TMR3L Register | 141 |
| Timing Diagrams | |
| A/D Conversion | |
| Acknowledge Sequence | |
| Asynchronous Reception | |
| Asynchronous Transmission | |
| Asynchronous Transmission (Back to Back) | |
| Automatic Baud Rate Calculation | 220 |
| Auto-Wake-up Bit (WUE) During | 226 |
| Normal Operation Auto-Wake-up Bit (WUE) During Sleep | |
| Baud Rate Generator with Clock Arbitration | |
| BRG Overflow Sequence | |
| BRG Reset Due to SDA Arbitration During | 220 |
| Start Condition | 207 |
| Brown-out Reset (BOR) | |
| Bus Collision During a Repeated Start | 001 |
| Condition (Case 1) | 208 |
| Bus Collision During a Repeated Start | 200 |
| Condition (Case 2) | 208 |
| Bus Collision During a Start Condition | |
| (SCL = 0) | 207 |
| Bus Collision During a Stop Condition (Case 1) | |
| Bus Collision During a Stop Condition (Case 2) | |
| Bus Collision During Start Condition | |
| (SDA Only) | 206 |
| Bus Collision for Transmit and Acknowledge | 205 |
| Capture/Compare/PWM (All CCP Modules) | 359 |
| CLKO and I/O | |
| Clock Synchronization | 191 |
| Clock/Instruction Cycle | 63 |
| EUSART Synchronous Receive (Master/Slave) | 369 |
| EUSART Synchronous Transmission | |
| (Master/Slave) | |
| Example SPI Master Mode (CKE = 0) | |
| Example SPI Master Mode (CKE = 1) | |
| Example SPI Slave Mode (CKE = 0) | |
| Example SPI Slave Mode (CKE = 1) | |
| External Clock (All Modes Except PLL) | |
| Fail-Safe Clock Monitor | |
| First Start Bit Timing | |
| Full-Bridge PWM Output | |
| Half-Bridge PWM Output | |
| High/Low-Voltage Detect Characteristics | |
| High-Voltage Detect Operation (VDIRMAG = 1) | |
| I ² C Bus Data I ² C Bus Start/Stop Bits | 305 |
| I C DUS SIAIVSIUP BILS | 305 |

| I ² C Master Mode (7 or 10-Bit Transmission) |
|---|
| I ² C Master Mode (7-Bit Reception) |
| I^2C Slave Mode (10-Bit Reception, SEN = 0, |
| ADMSK = 01001) |
| I^2 C Slave Mode (10-Bit Reception, SEN = 0) |
| I^2 C Slave Mode (10-Bit Reception, SEN = 1) |
| I ² C Slave Mode (10-Bit Transmission) 189 |
| I ² C Slave Mode (7-Bit Reception, SEN = 0, |
| ADMSK = 01011) |
| I ² C Slave Mode (7-Bit Reception, SEN = 0) |
| I^2 C Slave Mode (7-Bit Reception, SEN = 1) |
| I ² C Slave Mode (7-Bit Transmission) |
| I ² C Slave Mode General Call Address |
| Sequence (7 or 10-Bit Addressing Mode) 194 |
| I ² C Stop Condition Receive or Transmit Mode204 Low-Voltage Detect Operation (VDIRMAG = 0)255 |
| Master SSP I ² C Bus Data |
| Master SSP I ⁻ C Bus Data |
| Parallel Slave Port (PIC18F4221/4321) |
| Parallel Slave Poil (PIC 10F422 1/432 1) |
| Parallel Slave Port (PSP) Read |
| PWM Auto-Shutdown (PRSEN = 0, |
| Auto-Restart Disabled) |
| PWM Auto-Shutdown (PRSEN = 1, |
| Auto-Restart Enabled) |
| PWM Direction Change |
| PWM Direction Change at Near |
| 100% Duty Cycle |
| PWM Output |
| Repeated Start Condition |
| Reset, Watchdog Timer (WDT), Oscillator Start-up |
| |
| |
| Timer (OST), Power-up Timer (PWRT) |
| Timer (OST), Power-up Timer (PWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173 |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 175 VDD Rise > TPWRT) 53 |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 170 VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 175 VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 SPI Mode (Slave Mode, CKE = 0) 174 |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 173 VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 SPI Mode (Slave Mode, CKE = 0) 174 SPI Mode (Slave Mode, CKE = 1) 174 |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 175 VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 SPI Mode (Slave Mode, CKE = 0) 174 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, 173 VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 SPI Mode (Slave Mode, CKE = 0) 174 SPI Mode (Slave Mode, CKE = 1) 174 Synchronous Reception (Master Mode, SREN) 230 Synchronous Transmission 228 Synchronous Transmission (Through TXEN) 229 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Tied to VDD) 53 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52 |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission228Synchronous Transmission (Mreuse Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Master Mode, SREN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT) 357 Send Break Character Sequence 227 Slave Synchronization 173 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 53 SPI Mode (Master Mode) 172 SPI Mode (Slave Mode, CKE = 0) 174 SPI Mode (Slave Mode, CKE = 1) 174 Synchronous Reception (Master Mode, SREN) 230 Synchronous Transmission 228 Synchronous Transmission (Through TXEN) 229 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD, Case 1) 53 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) (MCLR Not Tied to VDD, Case 2) 52 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |
| Timer (OST), Power-up Timer (PWRT)357Send Break Character Sequence227Slave Synchronization173Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)53SPI Mode (Master Mode)172SPI Mode (Slave Mode, CKE = 0)174SPI Mode (Slave Mode, CKE = 1)174Synchronous Reception (Master Mode, SREN)230Synchronous Transmission228Synchronous Transmission (Through TXEN)229Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)53Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1)52Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2)52Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT) |

| Timing Diagrams and Specifications | 354 |
|---|------|
| Capture/Compare/PWM Requirements | |
| (All CCP Modules) | 359 |
| CLKO and I/O Requirements | 356 |
| EUSART Synchronous Receive Requirements | 369 |
| EUSART Synchronous Transmission Requirements | |
| 369 | |
| Example SPI Mode Requirements | |
| (Master Mode, CKE = 0) | 361 |
| Example SPI Mode Requirements | |
| (Master Mode, CKE = 1) | 362 |
| Example SPI Mode Requirements | |
| (Slave Mode, CKE = 0) | 363 |
| Example SPI Mode Requirements | |
| (Slave Mode, CKE = 1) | |
| External Clock Requirements | |
| I ² C Bus Data Requirements (Slave Mode) | |
| I ² C Bus Start/Stop Requirements (Slave Mode) | 365 |
| Master SSP I ² C Bus Data Requirements | 368 |
| Master SSP I ² C Bus Start/Stop Bits | |
| Requirements | 367 |
| Parallel Slave Port Requirements | |
| (PIC18F4221/4321) | 360 |
| PLL Clock | 355 |
| Reset, Watchdog Timer, Oscillator Start-up | |
| Timer, Power-up Timer and | |
| Brown-out Reset Requirements | 357 |
| Timer0 and Timer1 External Clock | |
| Requirements | |
| Top-of-Stack Access | . 60 |
| TRISE Register | |
| PSPMODE Bit | 120 |
| TSTFSZ | |
| Two-Speed Start-up 259, 2 | 271 |
| Two-Word Instructions | |
| Example Cases | . 64 |
| TXSTA Register | |
| BRGH Bit | 215 |
| V | |
| Voltage Reference Specifications | 350 |
| W | |
| Watchdog Timer (WDT)259, 2 | 269 |
| Associated Registers | |
| Control Register | |
| During Oscillator Failure | |
| Programming Considerations | |
| | |

 WCOL
 199, 200, 201, 204

 WCOL Status Flag
 199, 200, 201, 204

 WWW Address
 399

 WWW, On-Line Support
 8

Х

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manager | Total Pages Sent | | |
|------|---|---|--|--|
| RE: | Reader Response | | | |
| Fror | rom: Name | | | |
| | Company | | | |
| | Address | | | |
| | City / State / ZIP / Country | | | |
| | Telephone: () | FAX: () | | |
| Арр | lication (optional): | | | |
| Wou | uld you like a reply?YN | | | |
| Dev | rice: PIC18F2221/2321/4221/4321 Famil | y Literature Number: DS39689F | | |
| Que | estions: | | | |
| 1. | What are the best features of this docum | ent? | | |
| | | | | |
| - | | | | |
| 2. | 2. How does this document meet your hardware and software development needs? | | | |
| | | | | |
| 3. | 3. Do you find the organization of this document easy to follow? If not, why? | | | |
| | | | | |
| | | | | |
| 4. | What additions to the document do you the | hink would enhance the structure and subject? | | |
| | | | | |
| _ | | | | |
| 5. | What deletions from the document could | be made without affecting the overall usefulness? | | |
| | | | | |
| 6. | Is there any incorrect or misleading inform | mation (what and where)? | | |
| | | | | |
| | | | | |
| 7. | How would you improve this document? | | | |
| | | | | |
| | | | | |

PIC18F2221/2321/4221/4321 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device | X /XX XXX Temperature Package Pattern Range | Examples: a) PIC18F4321-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern |
|--------------------|--|--|
| Device | PIC18F2221/2321 ⁽¹⁾ , PIC18F4221/4321 ⁽¹⁾ , PIC18F2221/2321T ⁽²⁾ , PIC18F4221/4321T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2221/2321 ⁽¹⁾ , PIC18LF4221/4321 ⁽¹⁾ , PIC18LF2221/2321T ⁽²⁾ , PIC18LF4221/4321T ⁽²⁾ ; VDD range 2.0V to 5.5V | #301. b) PIC18LF2321-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18LF4321-I/P = Industrial temp., PDIP package, normal VDD limits. |
| Temperature Range | I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended) | |
| Package | PT = TQFP (Thin Quad Flatpack) SO = SOIC SS = SSOP SP = Skinny Plastic DIP P = PDIP ML = QFN | Note 1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel |
| Pattern | QTP, SQTP, Code or Special Requirements (blank otherwise) | |



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.