


SCPS128B-JULY 2006-REVISED AUGUST 2008

REMOTE 8-BIT I²C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT AND CONFIGURATION REGISTERS

FEATURES

- I²C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/Os
- 400-kHz Fast I²C Bus
- Three Hardware Address Pins Allow up to Eight Devices on the I²C/SMBus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset

- Power-Up With All Channels Configured as Inputs
- No Glitch On Power Up
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

This 8-bit I/O expander for the two-line bidirectional bus (I^2C) is designed for 2.3-V to 5.5-V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I^2C interface [serial clock (SCL), serial data (SDA)].

The PCA9554 consists of one 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs with a weak pullup to V_{CC} . However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the PCA9554 in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the I²C/SMBus state machine.

The PCA9554 open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the PCA9554 can remain a simple slave device.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The device's outputs (latched) have high-current drive capability for directly driving LEDs and low current consumption.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I^2C address and allow up to eight devices to share the same I^2C bus or SMBus.

The PCA9554 is pin-to-pin and I²C address compatible with the PCF8574. However, software changes are required, due to the enhancements in the PCA9554 over the PCF8574.

The PCA9554 and PCA9554A are identical except for their fixed I²C address. This allows for up to 16 of these devices (eight of each) on the same I²C/SMBus.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGT	Reel of 3000	PCA9554RGTR	PREVIEW
	QFN – RGV	Reel of 2500	PCA9554RGVR	PREVIEW
	QSOP - DBQ	Reel of 2500	PCA9554DBQR	PD554
	QSOP – DBQ Reel of 2500 PCA9554DBQR F SOIC – DW Tube of 40 PCA9554DW Reel of 2000 PCA9554DW Tube of 80 PCA9554DB Reel of 2000 PCA9554DBR F Reel of 2000 PCA9554DBR	DCA0554		
40°C to 05°C	SOIC - DW	GT Reel of 3000 PCA9554RGTR PREVIEW GV Reel of 2500 PCA9554RGVR PREVIEW DBQ Reel of 2500 PCA9554DBQR PD554 DW Tube of 40 PCA9554DW PCA9554 Reel of 2000 PCA9554DWR PCA9554 DB Tube of 80 PCA9554DB PD554 Reel of 2000 PCA9554DBR PD554 PW Tube of 90 PCA9554PW PD554 Reel of 2000 PCA9554PWR PD554	PCA9554	
-40°C 10 65°C	CCOD DD		DDEE4	
	40°C to 85°C SSOP – DB Tube of 80 PCA9554DB	PD554		
	TSSOP – PW	Tube of 90	PCA9554PW	DDEE4
	1330F - PW	Reel of 2000		FD004
	TVSOP - DGV	Reel of 2000	PCA9554DGVR	PD554

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Submit Documentation Feedback


⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

SCPS128B-JULY 2006-REVISED AUGUST 2008

TERMINAL FUNCTIONS

NO.			
QSOP (DBQ) SOIC (DW), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGT) AND QFN (RGV)	NAME	DESCRIPTION
1	15	A0	Address input. Connect directly to V _{CC} or ground.
2	16	A1	Address input. Connect directly to V _{CC} or ground.
3	1	A2	Address input. Connect directly to V _{CC} or ground.
4	2	P0	P-port input/output. Push-pull design structure.
5	3	P1	P-port input/output. Push-pull design structure.
6	4	P2	P-port input/output. Push-pull design structure.
7	5	P3	P-port input/output. Push-pull design structure.
8	6	GND	Ground
9	7	P4	P-port input/output. Push-pull design structure.
10	8	P5	P-port input/output. Push-pull design structure.
11	9	P6	P-port input/output. Push-pull design structure.
12	10	P7	P-port input/output. Push-pull design structure.
13	11	ĪNT	Interrupt output. Connect to V _{CC} through a pullup resistor.
14	12	SCL	Serial clock bus. Connect to V _{CC} through a pullup resistor.
15	13	SDA	Serial data bus. Connect to V _{CC} through a pullup resistor.
16	14	V _{CC}	Supply voltage

FUNCTIONAL BLOCK DIAGRAM




- A. Pin numbers shown are for the DB, DBQ, DGV, DW, N, or PW package.
- B. All I/Os are set to inputs at reset.

SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

Simplified Schematic of P0 to P7



A. At power-on reset, all registers return to default values.

I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input with a weak pullup (100 k Ω typ) to V_{CC}. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

I²C Interface

The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 I^2C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the start and the stop conditions.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 2).



SCPS128B-JULY 2006-REVISED AUGUST 2008

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer






Figure 3. Acknowledgment on the I²C Bus

Interface Definition

ВҮТЕ		BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
I ² C slave address	L	Н	L	L	A2	A1	A0	R/W	
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0	

SCPS128B-JULY 2006-REVISED AUGUST 2008

Device Address

Figure 4 shows the address byte for the PCA9554.




Figure 4. PCA9554 Address

Address Reference

	INPUTS		I ² C BUS SLAVE ADDRESS
A2	A1	Α0	I C BUS SLAVE ADDRESS
L	L	L	32 (decimal), 20 (hexadecimal)
L	L	Н	33 (decimal), 21 (hexadecimal)
L	Н	L	34 (decimal), 22 (hexadecimal)
L	Н	Н	35 (decimal), 23 (hexadecimal)
Н	L	L	36 (decimal), 24 (hexadecimal)
Н	L	Н	37 (decimal), 25 (hexadecimal)
Н	Н	L	38 (decimal), 26 (hexadecimal)
Н	Н	Н	39 (decimal), 27 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9554. Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I²C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register Bits

Command Byte

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0x00	Input Port Register	Read byte	XXXX XXXX
0	1	0x01	Output Port Register	Read/write byte	1111 1111
1	0	0x02	Polarity Inversion Register	Read/write byte	0000 0000
1	1	0x03	Configuration Register	Read/write byte	1111 1111

Copyright © 2006–2008, Texas Instruments Incorporated



SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I²C device that the Input Port register will be accessed next.

Register 0 (Input Port Register) Table

BIT	17	16	15	14	13	12	I1	10
DEFAULT	X	Х	X	X	X	X	X	X

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Register 1 (Output Port Register) Table

BIT	07	O6	O5	O4	О3	O2	O1	00
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Register 2 (Polarity Inversion Register) Table

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Register 3 (Configuration Register) Table

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1

Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the PCA9554 in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the PCA9554 registers and $I^2C/SMBus$ state machine initialize to their default states. After that, V_{CC} must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

Submit Documentation Feedback

Copyright © 2006–2008, Texas Instruments Incorporated

SCPS128B-JULY 2006-REVISED AUGUST 2008

Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv} , the signal \overline{INT} is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, and data is read from the port that generated the interrupt or in a Stop event. Resetting occurs in the read mode at the acknowledge (ACK) bit or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

INT has an open-drain structure and requires a pullup resistor to V_{CC}.

Bus Transactions

Data is exchanged between the master and PCA9554 through write and read commands.

Writes

Data is transmitted to the PCA9554 by sending the device address and setting the least-significant bit to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.




Figure 6. Write to Output Port Register




Figure 7. Write to Configuration or Polarity Inversion Registers

SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

Reads

The bus master first must send the PCA9554 address with the least-significant bit set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again but, this time, the least-significant bit is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9554 (see Figure 8 and Figure 9). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data





Figure 8. Read From Register



- A. This figure assumes the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port. See Figure 8 for these details.

Figure 9. Read From Input Port Register

0 Submit Documentation Feedback



SCPS128B-JULY 2006-REVISED AUGUST 2008

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6	V
VI	Input voltage range ⁽²⁾		-0.5	6	V
Vo	Output voltage range (2)		-0.5	6	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-20	mA
I _{IOK}	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I _{OL}	Continuous output low current	$V_O = 0$ to V_{CC}		50	mA
I _{OH}	Continuous output high current	$V_O = 0$ to V_{CC}		- 50	mA
	Continuous current through GND			-0.5 6 -0.5 6 -0.5 6 -0.5 6 -20 -20 +20 50	mA
I _{CC}	Continuous current through V _{CC}				mA
		DB package		82	
	Input voltage range (2) Output voltage range (2) Input clamp current Output clamp current Input/output clamp current Continuous output low current Continuous output high current Continuous current through GND	DBQ package		90	
		DGV package		120	
0	DB package DBQ package DGV package DW package DW package		57	°C/W	
θ_{JA}	Package thermal impedance.	N package		67	·C/VV
		PW package		108	
		DW package 57 N package 67 PW package 108 RGT package TBD			
		RGV package		TBD	
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	5.5	V
.,	High level input voltage	SCL, SDA	$0.7 \times V_{CC}$	5.5	V
V _{IH}	High-level input voltage	A2-A0, P7-P0	2	5.5	V
\/	Low-level input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V
V_{IL}	Low-level input voltage	A2-A0, P7-P0	-0.5	0.8	V
I _{OH}	High-level output current	P7-P0		-10	mA
I _{OL}	Low-level output current	P7–P0		25	mA
T _A	Operating free-air temperature		-40	85	°C

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the(3) The package thermal impedance is calculated in accordance with JESD 51-7. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input diode clamp voltage	$I_I = -18 \text{ mA}$	2.3 V to 5.5 V	-1.2			V
V _{POR}	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V _{POR}		1.5	1.65	V
			2.3 V	1.8			
		I 9 m A	3 V	2.6			
		$I_{OH} = -8 \text{ mA}$	4.5 V	3.1		1.65 ±1 ±1 1 -100 175 90 65 150 40 20 700 600 500 1 0.9 0.8 1.5 1 5 6.5 9.5	
\ /	P-port high-level output		4.75 V	4.1			V
V _{OH}	voltage ⁽²⁾		2.3 V	1.7			
		10 m/	3 V	2.5			
		$I_{OH} = -10 \text{ mA}$	4.5 V	3			
			4.75 V	4			
	SDA	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	8		
			2.3 V	8	10		
		V 05.V	3 V	8	14	±1 ±1 ±1 1 -100 175 90 65 150 40 20 700 600 500 1 0.9 0.8 1.5 1 5 6.5	
		$V_{OL} = 0.5 \text{ V}$	4.5 V	8	17		
	P port ⁽³⁾		4.75 V	8	35		mA
l _{OL}	Р роп(%)		2.3 V	10	13		mA
		V 0.7.V	3 V	10	19	±1 1 -100 175 90 65 150	
		$V_{OL} = 0.7 \text{ V}$	4.5 V	10	24		
			4.75 V	10	45		
	ĪNT	V _{OL} = 0.4 V	2.3 V to 5.5 V	3	10		
	SCL, SDA		221/40 5 5 1/			±1	^
l _l	A2-A0	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V			±1	μΑ
I _{IH}	P port	$V_{I} = V_{CC}$	2.3 V to 5.5 V			1	μΑ
I _{IL}	P port	V _I = GND	2.3 V to 5.5 V			-100	μΑ
			5.5 V		104	1.65 ±1 ±1 1 -100 175 90 65 150 40 20 700 600 500 1 0.9 0.8 1.5 1 5 6.5	
		$V_I = V_{CC}$, $I_O = 0$, $I/O = inputs$, $f_{scl} = 400 \text{ kHz}$, No load	3.6 V		50		
	Operating mode	301	2.7 V		20		
	Operating mode		5.5 V		60		
		$V_I = V_{CC}$, $I_O = 0$, $I/O = inputs$, $f_{scl} = 100 \text{ kHz}$, No load	3.6 V		15	40	
		Isci = 100 M Iz, 110 Isaa	2.7 V		8	20	
I _{CC}		.,	5.5 V		450	700	μΑ
		$V_I = GND$, $I_O = 0$, $I/O = inputs$, $f_{scl} = 0$ kHz, No load	3.6 V		300	±1 1 -100 175 90 65 150 40 20 700 600 500 1 0.9 0.8 1.5	
	Standby made	Isci o in	2.7 V		225	500	
	Standby mode		5.5 V		0.25	1	
		$V_I = V_{CC}$, $I_O = 0$, $I/O = inputs$, $f_{scl} = 0$ kHz, No load	3.6 V		0.2	0.9	
		1501 — 0 Ki 12, 140 load	2.7 V		0.1	0.8	
A1	Additional current in	One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	2.3 V to 5.5 V			1.5	A
ΔI _{CC}	standby mode	Every LED I/O at $V_I = 4.3 \text{ V}$, $f_{scl} = 0 \text{ kHz}$	5.5 V			1.65 ±1 ±1 1 -100 175 90 65 150 40 20 700 600 500 1 0.9 0.8 1.5 1 5 6.5	mA
Ci	SCL	V _I = V _{CC} or GND	2.3 V to 5.5 V		4	5	pF
C	SDA	V - V or CND	221/42551		5.5	6.5	, r
C_{io}	P port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		8	9.5	pF

All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}) and T_A = 25°C.

Submit Documentation Feedback

Copyright © 2006–2008, Texas Instruments Incorporated

The total current sourced by all I/Os must be limited to 85 mA.

Each I/O must be externally limited to a maximum of 25 mA, and the P port (P0 to P7) must be limited to a maximum current of 200 mA.



SCPS128B-JULY 2006-REVISED AUGUST 2008

I²C INTERFACE TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted) (see Figure 10)

			STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency		0	100	0	400	kHz
t _{sch}	I ² C clock high time		4		0.6		μs
t _{scl}	I ² C clock low time		4.7		1.3		μs
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0		0		ns
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽¹⁾	300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽¹⁾	300	ns
t _{buf}	I ² C bus free time between stop ar	nd start	4.7		1.3		μs
t _{sts}	I ² C start or repeated start condition	n setup	4.7		0.6		μs
t _{sth}	I ² C start or repeated start condition	n hold	4		0.6		μs
t _{sps}	I ² C stop condition setup		4		0.6		μs
t _{vd(data)}	Valid data time	SCL low to SDA output valid	300		50		ns
t _{vd(ack)}	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.3	3.45	0.1	0.9	μs
C _b	I ² C bus capacitive load			400		400	ns

⁽¹⁾ $C_b = Total$ capacitive load of one bus in pF

SWITCHING CHARACTERISTICS


over operating free-air temperature range (unless otherwise noted) (see Figure 11 and Figure 12)

PARAMETER		FROM	TO (OUTPUT)	STANDARD I ² C BU		FAST M	UNIT		
		(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
t _{iv}	Interrupt valid time	P port	ĪNT		4		4	μs	
t _{ir}	Interrupt reset delay time	SCL	ĪNT		4		4	μs	
t _{pv}	Output data valid	SCL	P7-P0		200		200	ns	
t _{ps}	Input data setup time	P port	SCL	100		100		ns	
t _{ph}	Input data hold time	P port	SCL	1		1		μs	




TYPICAL CHARACTERISTICS







QUIESCENT SUPPLY CURRENT vs TEMPERATURE



SUPPLY CURRENT vs SUPPLY VOLTAGE




SUPPLY CURRENT vs NUMBER OF I/Os HELD LOW




SCPS128B-JULY 2006-REVISED AUGUST 2008

TYPICAL CHARACTERISTICS (continued)


I/O OUTPUT LOW VOLTAGE vs TEMPERATURE




I/O SINK CURRENT vs OUTPUT LOW VOLTAGE



I/O SINK CURRENT vs OUTPUT LOW VOLTAGE




I/O SINK CURRENT vs OUTPUT LOW VOLTAGE






TYPICAL CHARACTERISTICS (continued)


I/O OUTPUT HIGH VOLTAGE vs TEMPERATURE




I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE




I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



SCPS128B-JULY 2006-REVISED AUGUST 2008

TYPICAL CHARACTERISTICS (continued)


OUTPUT HIGH VOLTAGE VS SUPPLY VOLTAGE




SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

PARAMETER MEASUREMENT INFORMATION



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS

BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data


- A. C₁ includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_r/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 10. I²C Interface Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



INTERRUPT LOAD CONFIGURATION




- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. Interrupt Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION (continued)



P-PORT LOAD CONFIGURATION




WRITE MODE $(R/\overline{W} = 0)$



- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from 0.7 x V_{CC} on SCL to 50% I/O pin output.
- C. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_r/t_f \leq$ 30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 12. P-Port Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



SDA LOAD CONFIGURATION

P-PORT LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f/t_f \leq$ 30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 13. Reset Load Circuits and Voltage Waveforms

SCPS128B-JULY 2006-REVISED AUGUST 2008

www.ti.com

APPLICATION INFORMATION

Figure 14 shows an application in which the PCA9554 can be used.



- A. Device address is configured as 0100000 for this example.
- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.
- D. P6 and P7 are not used and and have internal 100-kΩ pullup resistors to protect them from floating.

Figure 14. Typical Application

Submit Documentation Feedback



SCPS128B-JULY 2006-REVISED AUGUST 2008

Minimizing I_{CC} When I/Os Control LEDs

When the I/Os are used to control LEDs, they are normally connected to V_{CC} through a resistor as shown in Figure 14. The LED acts as a diode, so when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC} . ΔI_{CC} in Electrical Characteristics shows how I_{CC} increases as V_{IN} becomes lower than V_{CC} .

For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption. Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows V_{CC} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply-current consumption when the LED is off.




Figure 15. High-Value Resistor in Parallel With LED




Figure 16. Device Supplied by a Lower Voltage





20-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				Qty	(2)		(3)		(4/5)	
PCA9554DB	NRND	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DBG4	NRND	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DBQ	NRND	SSOP	DBQ	16		TBD	Call TI	Call TI	-40 to 85		
PCA9554DBQR	NRND	SSOP	DBQ	16		TBD	Call TI	Call TI	-40 to 85	PD554	
PCA9554DBR	NRND	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DBRG4	NRND	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DGV	NRND	TVSOP	DGV	16		TBD	Call TI	Call TI	-40 to 85		
PCA9554DGVR	NRND	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DGVRG4	NRND	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554DW	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554	
PCA9554DWG4	NRND	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554	
PCA9554DWR	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554	
PCA9554DWRG4	NRND	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554	
PCA9554PW	NRND	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554PWG4	NRND	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554PWR	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554PWRG4	NRND	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554	
PCA9554RGTR	NRND	QFN	RGT	16		TBD	Call TI	Call TI	-40 to 85		
PCA9554RGVR	NRND	VQFN	RGV	16		TBD	Call TI	Call TI	-40 to 85		



PACKAGE OPTION ADDENDUM

20-May-2013

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9554DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
PCA9554DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9554DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
PCA9554PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TTOTTIITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9554DBR	SSOP	DB	16	2000	367.0	367.0	38.0
PCA9554DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
PCA9554DWR	SOIC	DW	16	2000	367.0	367.0	38.0
PCA9554PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов:
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: org@eplast1.ru

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.