$380 \mathrm{MHz}, 25 \mathrm{~mA}$, Triple 2:1 Multiplexers

## FEATURES

Fully Buffered Inputs and Outputs
Fast Channel-to-Channel Switching: 15 ns
High Speed
380 MHz Bandwidth ( $\mathbf{- 3} \mathrm{dB}$ ) 200 mV p-p
310 MHz Bandwidth ( -3 dB ) 2 V p-p
1000 V/us Slew Rate $\mathbf{G}=+1$, 2 V Step
1150 V/ $\mu$ s Slew Rate $\mathbf{G}=+2,2$ V Step
Fast Settling Time of 15 ns to $0.1 \%$
Low Power: 25 mA
Excellent Video Specifications ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ )
Gain Flatness of 0.1 dB to $\mathbf{9 0} \mathbf{~ M H z}$
0.01\% Differential Gain Error
$0.02^{\circ}$ Differential Phase Error
Low All-Hostile Crosstalk -84 dB @ 5 MHz
-54 dB @ 50 MHz
Low Channel-to-Channel Crosstalk -56 dB @ 100 MHz
High "OFF" Isolation of -100 dB @ 10 MHz
Low Cost
Fast High Impedance Output Disable Feature for Connecting Multiple Devices

## APPLICATIONS

Pixel Switching for "Picture-In-Picture" Switching RGB in LCD and Plasma Displays RGB Video Switchers and Routers

## PRODUCT DESCRIPTION

The AD8183 ( $\mathrm{G}=+1$ ) and AD8185 $(\mathrm{G}=+2)$ are high speed triple $2: 1$ multiplexers. They offer -3 dB signal bandwidth up to 380 MHz , along with slew rate of $1000 \mathrm{~V} / \mathrm{\mu s}$. With better than -90 dB of channel-to-channel crosstalk and isolation at 10 MHz , they are useful in many high-speed applications. The differential gain and differential phase errors of $0.01 \%$ and $0.02^{\circ}$ respectively, along with 0.1 dB flatness to 90 MHz make the AD8183 and AD8185 ideal for professional video and RGB multiplexing. They offer 15 ns channel-to-channel switching time, making them an excellent choice for switching video signals, while consuming less than 25 mA on $\pm 5 \mathrm{~V}$ supply voltages.
Both devices offer a high speed disable feature that can set the output into a high impedance state. This allows the building of larger input arrays while minimizing "OFF" channel output loading. They operate on voltage supplies of $\pm 5 \mathrm{~V}$ and are offered in a 24-lead TSSOP package.

## FUNCTIONAL BLOCK DIAGRAM



Table I. Truth Table

| SEL $\overline{\mathbf{A}} / \mathbf{B}$ | $\overline{\mathbf{O E}}$ | OUT |
| :--- | :--- | :--- |
| 0 | 0 | INA |
| 1 | 0 | INB |
| 0 | 1 | High Z |
| 1 | 1 | High Z |



Figure 1. AD8185 Pulse Response; $R_{L}=150 \Omega$

Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 © 1999-2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com


| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth (Small Signal) <br> -3 dB Bandwidth (Large Signal) <br> 0.1 dB Bandwidth <br> Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=200 \mathrm{mV} \text { p-p } \\ & \mathrm{V}_{\text {OUT }}=200 \mathrm{mV} \text { p-p, } \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V} p-\mathrm{p} \\ & \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{~V}_{\text {OUT }}=200 \mathrm{mV} \text { p-p } \\ & \mathrm{V}_{\text {OUT }}=200 \mathrm{mV} \text { p-p, } \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & 2 \mathrm{~V} \text { Step } \\ & 2 \text { V Step, } \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | $\begin{aligned} & 250 / 300 \\ & 200 / 250 \\ & 250 / 300 \\ & 200 / 250 \end{aligned}$ | $\begin{aligned} & 590 / 360 \\ & 380 / 320 \\ & 530 / 350 \\ & 310 / 300 \\ & 90 / 60 \\ & 100 / 160 \\ & 1000 / 1150 \\ & 15 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE <br> Differential Gain <br> Differential Phase <br> All-Hostile Crosstalk, RTI <br> Channel-to-Channel Crosstalk, RTI <br> OFF Isolation <br> Voltage Noise, RTI | NTSC or PAL, $150 \Omega$ <br> NTSC or PAL, $150 \Omega$ <br> $f=5 \mathrm{MHz}, \mathrm{AD} 8185: \mathrm{R}_{\mathrm{L}}=150 \Omega$ <br> $f=50 \mathrm{MHz}, \mathrm{AD} 8185: \mathrm{R}_{\mathrm{L}}=150 \Omega$ <br> $f=100 \mathrm{MHz}, \mathrm{AD} 8185: \mathrm{R}_{\mathrm{L}}=150 \Omega$ <br> $f=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ <br> $f=10 \mathrm{kHz}$ to 30 MHz |  | $\begin{aligned} & 0.01 \\ & 0.02 \\ & -84 /-72 \\ & -54 /-50 \\ & -56 /-54 \\ & -102 \\ & 28 / 15 \\ & \hline \end{aligned}$ |  | \% <br> Degrees <br> dB <br> dB <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| DC PERFORMANCE <br> Voltage Gain Error Input Offset Voltage, RTI Input Offset Voltage Matching, RTI Input Offset Drift, RTI Input Bias Current | No Load <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ <br> Channel-to-Channel |  | $\begin{aligned} & 0.20 \\ & 5 \\ & 10 \\ & 1 \\ & 15 \\ & 6 / 10 \end{aligned}$ | $\begin{aligned} & 0.25 / 0.85 \\ & 25 / 40 \\ & 25 / 40 \\ & 10 / 15 \end{aligned}$ | \% <br> mV <br> mV <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ |
| INPUT CHARACTERISTICS <br> Input Resistance Input Capacitance Input Voltage Range | Channel Enabled Channel Disabled | 4/1 | $\begin{aligned} & 8 / 5 \\ & 1 \\ & 1.5 \\ & \pm 3.0 / \pm 1.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Short Circuit Current <br> Output Resistance <br> Output Capacitance | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ <br> Enabled <br> Disabled <br> Disabled | $\begin{aligned} & \pm 2.90 \\ & \pm 2.65 \\ & \\ & 4 / 1 \end{aligned}$ | $\begin{aligned} & \pm 3.25 \\ & \pm 2.95 \\ & 60 \\ & 0.3 \\ & 8 / 3 \\ & 4 / 6.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \Omega \\ & \mathrm{M} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range Power Supply Rejection Ratio Quiescent Current | $\begin{aligned} & +\mathrm{PSRR}+\mathrm{V}_{\mathrm{S}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V} \\ & -\mathrm{PSRR}-\mathrm{V}_{\mathrm{S}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V},+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} \\ & \text { All Channels "ON" } \mathrm{ON} \text { " } \\ & \text { All Channels "OFF" } \\ & \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \text {; All Channels "ON" } \end{aligned}$ | $\begin{aligned} & \pm 4.5 \\ & 58 / 62 \\ & 52 / 60 \end{aligned}$ | $\begin{aligned} & 66 / 72 \\ & 56 / 68 \\ & 25 \\ & 3 / 7 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 5.5 \\ & 30 \\ & 5 / 10 \end{aligned}$ | V <br> dB <br> dB <br> mA <br> mA <br> mA |
| SWITCHING CHARACTERISTICS <br> Switch Time <br> 50\% Logic to 50\% Output Settling ENABLE to Channel ON Time 50\% Logic to 50\% Output Settling ENABLE to Channel OFF Time 50\% Logic to 50\% Output Settling Channel Switching Transient (Glitch) | Channel-to-Channel $\mathrm{IN} 0=+1 \mathrm{~V}, \mathrm{IN} 1=-1 \mathrm{~V}$ <br> $\operatorname{INPUT}=1 \mathrm{~V}$ <br> INPUT = 1 V <br> All Inputs Grounded |  | $\begin{aligned} & 15 \\ & 20 \\ & 45 \\ & 50 / 70 \end{aligned}$ |  | ns <br> ns <br> ns <br> mV |
| DIGITAL INPUTS <br> Logic "1" Voltage <br> Logic "0" Voltage <br> Logic " 1 " Input Current <br> Logic "0" Input Current | SEL $\overline{\mathrm{A}} / \mathrm{B}$ and $\overline{\mathrm{OE}}$ Inputs SEL $\overline{\mathrm{A}} / \mathrm{B}$ and $\overline{\mathrm{OE}}$ Inputs SEL $\overline{\mathrm{A}} / \mathrm{B}$ and $\overline{\mathrm{OE}}=4 \mathrm{~V}$ $\operatorname{SEL} \overline{\mathrm{A}} / \mathrm{B}$ and $\overline{\mathrm{OE}}=0.4 \mathrm{~V}$ | 2.0 | $\begin{aligned} & 10 \\ & 0.5 \end{aligned}$ | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| OPERATING TEMPERATURE RANGE <br> Temperature Range $\begin{aligned} & \theta_{\mathrm{JA}} \\ & \theta_{\mathrm{JC}} \end{aligned}$ | Operating (Still Air) <br> Operating (Still Air) <br> Operating | -40 | $\begin{aligned} & 128 \\ & 42 \end{aligned}$ | +85 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |

Specifications subject to change without notice.


## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8183/ AD8185 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure.

While the AD8183/AD8185 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature $\left(150^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 2.


Figure 2. Maximum Power Dissipation vs. Temperature
PIN CONFIGURATION


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8183/AD8185 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Figure 3. AD8183 Frequency Response; $R_{L}=150 \Omega$


Figure 4. AD8183 Frequency Response; $R_{L}=1 \mathrm{k} \Omega$


Figure 5. AD8183 Frequency Response vs. Temperature


Figure 6. AD8185 Frequency Response; $R_{L}=150 \Omega$


Figure 7. AD8185 Frequency Response; $R_{L}=1 \mathrm{k} \Omega$


Figure 8. AD8185 Frequency Response vs. Temperature


Figure 9. AD8183 Crosstalk vs. Frequency


Figure 10. AD8183 Channel-to-Channel Crosstalk vs. Frequency


Figure 11. AD8183 Distortion vs. Frequency


Figure 12. AD8185 Crosstalk vs. Frequency


Figure 13. AD8185 Channel-to-Channel Crosstalk vs. Frequency


Figure 14. AD8185 Distortion vs. Frequency


Figure 15. AD8183 Input Impedance vs. Frequency


Figure 16. AD8183 Output Impedance vs. Frequency; Enabled


Figure 17. AD8183 Output Impedance, vs. Frequency; Disabled


Figure 18. AD8185 Input Impedance vs. Frequency


Figure 19. AD8185 Output Impedance vs. Frequency; Enabled


Figure 20. AD8185 Output Impedance vs. Frequency; Disabled


Figure 21. AD8183 Off Isolation, Input-Output


Figure 22. AD8183 PSRR vs. Frequency


Figure 23. AD8183 Voltage Noise vs. Frequency


Figure 24. AD8185 Off Isolation, Input-Output


Figure 25. AD8185 PSRR vs. Frequency


Figure 26. AD8185 RTI Voltage Noise vs. Frequency

## AD8183/AD8185



Figure 27. AD8183 0.1\% Settling Time


Figure 28. AD8183 Channel-to-Channel Switching Time


Figure 29. AD8183 Channel-to-Channel Switching Transient (Glitch)


Figure 30. AD8185 0.1\% Settling Time


Figure 31. AD8185 Channel-to-Channel Switching Time


Figure 32. AD8185 Channel-to-Channel Switching Transient (Glitch)


Figure 33. AD8183 Small Signal Pulse Response; $R_{L}=1 \mathrm{k} \Omega$


Figure 34. AD8183 Video Amplitude Pulse Response; $R_{L}=1 \mathrm{k} \Omega$


Figure 35. AD8183 Large Signal Pulse Response; $R_{L}=1 \mathrm{k} \Omega$


Figure 36. AD8185 Small Signal Pulse Response; $R_{L}=150 \Omega$


Figure 37. AD8185 Video Amplitude Pulse Response; $R_{L}=150 \Omega$


Figure 38. AD8185 Large Signal Pulse Response; $R_{L}=150 \Omega$

## AD8183/AD8185

## THEORY OF OPERATION

The AD8183 ( $\mathrm{G}=+1$ ) and AD8185 ( $\mathrm{G}=+2$ ) are triple-output, 2:1 multiplexers with TTL-compatible global input switching and output enable control. Optimized for selecting between two RGB (red, green, blue) video sources, the devices have high peak slew rates, maintaining their bandwidth for large signals. Additionally, the multiplexers are compensated for high phase margin, minimizing overshoot for good pixel resolution. The multiplexers also have video specifications that are suitable for switching NTSC or PAL composite signals.
The multiplexers are organized as three independent channels, each with two input transconductance stages and one output transimpedance stage. The appropriate input transconductance stages are selected via one logic pin (SELECT $\overline{\mathrm{A}} / \mathrm{B}$ ), such that all three outputs switch input connections simultaneously. The unused input stages are disabled with a " t -switch" scheme to provide excellent crosstalk isolation between "on" and "off" inputs. No additional input buffering is necessary, resulting in low input capacitance and high input impedance without additional signal degradation.

The transconductance stages, NPN differential pairs, source signal current into the folded cascode output stages. Each output stage contains a compensating network and emitter follower output buffer. Internal voltage feedback sets the gain with the AD8183 being configured as a unity gain follower, and the AD8185 as a gain-of-two amplifier with a feedback network. This architecture provides drive for a reverse-terminated video load ( $150 \Omega$ ) with low differential gain and phase error for relatively low power consumption. Careful chip design and layout allow excellent crosstalk isolation between channels.
One logic pin $\overline{\mathrm{OE}}$ controls whether the three outputs are enabled, or disabled to a high-impedance state. The high impedance disable allows larger matrices to be built when busing the outputs together. Also, when not in use the outputs can be disabled to reduce power consumption. In the case of the AD8185 ( $\mathrm{G}=+2$ ), a feedback isolation scheme is used so that the impedance of the gain-of-two feedback network does not load the output.
Note that full power bandwidth for an undistorted sinusoidal signal is often calculated using peak slew rate from the equation:

$$
\text { Full Power Bandwidth }=\frac{\text { Peak Slew Rate }}{(2 \times \pi \times \text { Sinusoid Amplitude })}
$$

Peak slew rate is not the same as average slew rate ( $25 \%$ to $75 \%$ ) as typically specified. For a natural response, peak slew rate may be 2.7 times larger than average slew rate. Therefore, calculating a full power bandwidth with a specified average slew rate will give a pessimistic result.

## APPLICATIONS

## Driving Capacitive Loads

When driving a large capacitive load, most amplifiers will exhibit peaking/ringing in pulse response. To minimize peaking, and to ensure stability for larger values of capacitive loads, a small resistor, $\mathrm{R}_{\mathrm{S}}$, can be added between the output and the load capacitor, $\mathrm{C}_{\mathrm{L}}$. This is shown in Figure 39.


Figure 39. Pulse Responses Driving Capacitive Loads

## Power Supply and Layout Considerations

The AD8183 and AD8185 are very high performance muxes that require attention to several important design details to realize their specified performance. Good high-frequency layout rules must be carefully observed.
A good design will start with a solid ground plane. All the GND pins of the part(s) should be directly connected to it. In addition, bypass capacitors should be connected from each supply pin ( $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ ) to the ground plane. It is suggested to use $0.01 \mu \mathrm{~F}$ surface-mount chip capacitors as close to the IC as possible to provide high-frequency bypassing.

For lower frequency bypassing, higher value tantalum capacitorsat least $10 \mu \mathrm{~F}$-should be provided from both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ to ground. These do not have to be as close to the IC pins, because parasitic inductance is not as big a factor at low frequencies.

## Crosstalk

In normal operation the AD8183 and AD8185 will have signals at some of the input pins that are not switched to appear at the output. In addition, several signal paths will in general be active at one time. In any system that has high-frequency signals that are brought together in close proximity, there will be inevitable crosstalk, whereby some fraction of the undesired signals will appear at the outputs. This can result, for example, in ghost images in an RGB monitor muxing application.
The AD8183 and AD8185 are capable of excellent lowcrosstalk performance. However, in order to realize the best possible crosstalk performance, certain design details should be followed. Most of the low-crosstalk specification is inherent in the part and will result from observing the power supply and layout consideration discussed above. This is because each of the input and output pins are separated by at least either a supply pin or a ground pin.
This package architecture helps the crosstalk performance in at least three ways. First, the supply and ground pins provide extra physical separation between the input- and output-signal pins. Physical separation is a very effective technique for reducing crosstalk.
Second, the supply and ground pins are at ac ground, and therefore provide a degree of shielding between the signals. This works for both capacitive crosstalk, which is due to voltages on the signals, and inductive crosstalk, which is due to currents that flow through the signal paths.

Third, the additional power and ground pins also yield lower impedance on the power and ground lines, and therefore minimize the effects of shared impedances on crosstalk.
Signal routing is also important for keeping crosstalk low. Shielding and separation should be used for signals that must run parallel over some length on the PC board. If signals must cross, the trace widths should be kept narrow, and the signals should cross at right angles to minimize the capacitance between the traces.

## 4:1 RGB Multiplexer

For selecting among four RGB sources to drive a monitor, two AD8185s can be combined to make a 4:1 RGB multiplexer. A circuit for this is shown in Figure 40. Each RGB source is connected to either the three "A" or "B" inputs of one of the AD8185s. In addition, all R signals are tied to " 0 " inputs, all G signals are tied to " 1 " inputs, and all B signals are tied to " 2 " inputs. All of these input signals should be terminated with the standard $75 \Omega$ to ground very close to the IC pins.
Each of the outputs of the AD 8185 has a series $75 \Omega$ resistor to provide a back termination for the monitor load. Whichever device is selected will drive the output signal through its three termination resistors. When terminated by the monitor, the voltage of these signals will be attenuated by a factor of two. This is normalized by the gain-of-two of the AD8185.
Unlike many gain-of-two circuits, the impedance of the AD8185 is very high when it is disabled. This is due to a proprietary circuit that disconnects the feedback network from a low impedance when the part is disabled.


Figure 40. 4:1 RGB Multiplexer
Two control bits are required to select the input source for the RGB signals. One is applied to each of the SEL $\overline{\mathrm{A}} / \mathrm{B}$ inputs of each device to select between the two input sources for that device. The other bit controls the $\overline{\mathrm{OE}}$ inputs of the two devices.

A delay circuit is provided for each device to ensure that the outputs of one device are disabled before the outputs of the other are enabled.
If the RGB signals contain the sync information, such as a sync-on-Green, this circuit is all that is necessary for the full $4: 1 \mathrm{RGB}$ mux. However, if sync is carried on separate signals, such as in PCs, the sync signals can be multiplexed through a digital multiplexer that operates from the same SEL signals.
The RC in the $\overline{\mathrm{OE}}$ circuit is to ensure "Break-Before-Make" operation. Using the values shown, a 20 ns time constant is created. This will delay the enabling of the outputs of the new selection until after the other devices' outputs are disabled. This time can be shortened or eliminated if the system can tolerate the glitches caused by simultaneously enabled outputs.

## AD8183/AD8185

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8183ARUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8183ARUZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8183ARUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8185ARU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8185ARUZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8185ARUZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |
| AD8185ARUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Thin Shrink Small Outline Package [TSSOP] | RU-24 |

${ }^{1} Z=$ RoHS-Compliant Part.

## REVISION HISTORY

## 5/16-Rev. 0 to Rev. A

Changes to General Description $\qquad$
Changes to OFF Isolation Parameter.................................................. 2
Changes to Power Supply and Layout Considerations Section...... 10
Deleted Evaluation Board Section, Power and Ground Section, Inputs and Outputs Section and Figure 41; Renumbered Sequentially .11
Deleted SEL $\overline{\mathrm{A}} / \mathrm{B}$ AND $\overline{\mathrm{OE}}$ Section and Figure 42 ..................... 12
Moved Outline Dimensions, Ordering Guide, and Revision
History .12
Updated Outline Dimensions. ..... 12
Changes to Ordering Guide. ..... 12
Deleted Figure 43 and Figure 44 ..... 13
Deleted Figure 45 and Figure 46 ..... 14
Deleted Figure 47 and Figure 48 ..... 15
10/99—Revision 0: Initial Version


Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.

