

# TigerSHARC<sup>®</sup> Embedded Processor

# ADSP-TS201S

#### **KEY FEATURES**

- Up to 600 MHz, 1.67 ns instruction cycle rate
- 24M bits of internal—on-chip—DRAM memory
- 25 mm  $\times$  25 mm (576-ball) thermally enhanced ball grid array package
- Dual-computation blocks—each containing an ALU, a multiplier, a shifter, a register file, and a communications logic unit (CLU)
- Dual-integer ALUs, providing data addressing and pointer manipulation
- Integrated I/O includes 14-channel DMA controller, external port, four link ports, SDRAM controller, programmable flag pins, two timers, and timer expired pin for system integration
- 1149.1 IEEE-compliant JTAG test access port for on-chip emulation
- Single-precision IEEE 32-bit and extended-precision 40-bit floating-point data formats and 8-, 16-, 32-, and 64-bit fixed-point data formats

### **KEY BENEFITS**

- Provides high performance static superscalar DSP operations, optimized for telecommunications infrastructure and other large, demanding multiprocessor DSP applications
- Performs exceptionally well on DSP algorithm and I/O benchmarks (see benchmarks in Table 1)
- Supports low overhead DMA transfers between internal memory, external memory, memory-mapped peripherals, link ports, host processors, and other (multiprocessor) DSPs
- Eases DSP programming through extremely flexible instruction set and high-level-language-friendly DSP architecture
- Enables scalable multiprocessing systems with low communications overhead

Provides on-chip arbitration for glueless multiprocessing




Figure 1. Functional Block Diagram

TigerSHARC and the TigerSHARC logo are registered trademarks of Analog Devices, Inc.

#### Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

# TABLE OF CONTENTS

G	eneral Description 3
	Dual Compute Blocks 4
	Data Alignment Buffer (DAB) 4
	Dual Integer ALU (IALU) 4
	Program Sequencer 5
	Interrupt Controller 5
	Flexible Instruction Set 5
	DSP Memory 5
	External Port (Off-Chip Memory/Peripherals Interface)
	Host Interface
	Multiprocessor Interface 7
	SDRAM Controller 7
	EPROM Interface
	DMA Controller
	Link Ports (LVDS)
	Timer and General-Purpose I/O
	Reset and Booting
	Clock Domains
	Power Domains 10
	Filtering Reference Voltage and Clocks 10
	Development Tools 10
	Evaluation Kit
	Designing an Emulator-Compatible DSP Board (Target)
	Additional Information 11
Pi	n Function Descriptions 12
St	rap Pin Function Descriptions 20
	DSP-TS201S—Specifications 21
	Operating Conditions 21
	Electrical Characteristics 22
	Package Information 23
	Absolute Maximum Ratings 23
	ESD Sensitivity 23
	Timing Specifications 24
	General AC Timing 24
	Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing
	Link Port—Data Out Timing 31
	Link Port—Data In Timing 34
	Output Drive Currents

Test Conditions	37
Output Disable Time	37
Output Enable Time	38
Capacitive Loading	38
Environmental Conditions	40
Thermal Characteristics	40
576-Ball BGA_ED Pin Configurations	41
Outline Dimensions	45
Surface Mount Design	45
Ordering Guide	46

# **REVISION HISTORY**

# **12/06—Rev. B to Rev. C** Applied Corrections to:

Figure 7, SCLK_VREF Filtering Scheme	10
Operating Conditions	21
Added On-Chip DRAM Refresh	27
Ordering Guide	46

# **GENERAL DESCRIPTION**

The ADSP-TS201S TigerSHARC processor is an ultrahigh performance, static superscalar processor optimized for large signal processing tasks and communications infrastructure. The DSP combines very wide memory widths with dual computation blocks—supporting floating-point (IEEE 32-bit and extended precision 40-bit) and fixed-point (8-, 16-, 32-, and 64-bit) processing—to set a new standard of performance for digital signal processors. The TigerSHARC static superscalar architecture lets the DSP execute up to four instructions each cycle, performing 24 fixed-point (16-bit) operations or six floating-point operations.

Four independent 128-bit wide internal data buses, each connecting to the six 4M bit memory banks, enable quad-word data, instruction, and I/O access and provide 33.6G bytes per second of internal memory bandwidth. Operating at 600 MHz, the ADSP-TS201S processor's core has a 1.67 ns instruction cycle time. Using its single-instruction, multiple-data (SIMD) features, the ADSP-TS201S processor can perform 4.8 billion, 40-bit MACS or 1.2 billion, 80-bit MACS per second. Table 1 shows the DSP's performance benchmarks.

# Table 1. General-Purpose Algorithm Benchmarksat 600 MHz

Benchmark	Speed	Clock Cycles			
32-bit algorithm, 1.2 billion MACS/s peak performance					
1K point complex FFT <sup>1</sup> (Radix 2)	15.7 μs	9419			
64K point complex FFT <sup>1</sup> (Radix 2)	2.33 ms	1397544			
FIR filter (per real tap)	0.83 ns	0.5			
$[8 \times 8][8 \times 8]$ matrix multiply (complex, floating-point)	2.3 μs	1399			
16-bit algorithm, 4.8 billion MACS/s pe	ak performance				
256 point complex FFT <sup>1</sup> (Radix 2)	0.975 µs	585			
I/O DMA transfer rate					
External port	1G bytes/s	n/a			
Link ports (each)	1G bytes/s	n/a			

 $^1 \, {\rm Cache} \ {\rm preloaded}$ 

The ADSP-TS201S processor is code compatible with the other TigerSHARC processors.

The Functional Block Diagram on Page 1 shows the ADSP-TS201S processor's architectural blocks. These blocks include:

- Dual compute blocks, each consisting of an ALU, multiplier, 64-bit shifter, 128-bit CLU, and 32-word register file and associated data alignment buffers (DABs)
- Dual integer ALUs (IALUs), each with its own 31-word register file for data addressing and a status register
- A program sequencer with instruction alignment buffer (IAB) and branch target buffer (BTB)

- An interrupt controller that supports hardware and software interrupts, supports level- or edge-triggers, and supports prioritized, nested interrupts
- Four 128-bit internal data buses, each connecting to the six 4M bit memory banks
- On-chip DRAM (24M bit)
- An external port that provides the interface to host processors, multiprocessing space (DSPs), off-chip memorymapped peripherals, and external SRAM and SDRAM
- A 14-channel DMA controller
- · Four full-duplex LVDS link ports
- Two 64-bit interval timers and timer expired pin
- An 1149.1 IEEE-compliant JTAG test access port for onchip emulation

Figure 2 on Page 3 shows a typical single-processor system with external SRAM and SDRAM. Figure 4 on Page 8 shows a typical multiprocessor system.




Figure 2. ADSP-TS201S Single-Processor System with External SDRAM

The TigerSHARC DSP uses a Static Superscalar<sup>™†</sup> architecture. This architecture is superscalar in that the ADSP-TS201S processor's core can execute simultaneously from one to four 32-bit instructions encoded in a very large instruction word (VLIW) instruction line using the DSP's dual compute blocks. Because the DSP does not perform instruction re-ordering at runtime the programmer selects which operations will execute in parallel prior to runtime—the order of instructions is static.

With few exceptions, an instruction line, whether it contains one, two, three, or four 32-bit instructions, executes with a throughput of one cycle in a 10-deep processor pipeline.

For optimal DSP program execution, programmers must follow the DSP's set of instruction parallelism rules when encoding an instruction line. In general, the selection of instructions that the DSP can execute in parallel each cycle depends on the instruction line resources each instruction requires and on the source and destination registers used in the instructions. The programmer has direct control of three core components—the IALUs, the compute blocks, and the program sequencer.

The ADSP-TS201S processor, in most cases, has a two-cycle execution pipeline that is fully interlocked, so—whenever a computation result is unavailable for another operation dependent on it—the DSP automatically inserts one or more stall cycles as needed. Efficient programming with dependency-free instructions can eliminate most computational and memory transfer data dependencies.

In addition, the ADSP-TS201S processor supports SIMD operations two ways—SIMD compute blocks and SIMD computations. The programmer can load both compute blocks with the same data (broadcast distribution) or different data (merged distribution).

# **DUAL COMPUTE BLOCKS**

The ADSP-TS201S processor has compute blocks that can execute computations either independently or together as a singleinstruction, multiple-data (SIMD) engine. The DSP can issue up to two compute instructions per compute block each cycle, instructing the ALU, multiplier, shifter, or CLU to perform independent, simultaneous operations. Each compute block can execute eight 8-bit, four 16-bit, two 32-bit, or one 64-bit SIMD computations in parallel with the operation in the other block. These computation units support IEEE 32-bit single-precision floating-point, extended-precision 40-bit floating point, and 8-, 16-, 32-, and 64-bit fixed-point processing.

The compute blocks are referred to as X and Y in assembly syntax, and each block contains four computational units—an ALU, a multiplier, a 64-bit shifter, a 128-bit CLU—and a 32word register file.

• Register File—each compute block has a multiported 32word, fully orthogonal register file used for transferring data between the computation units and data buses and for storing intermediate results. Instructions can access the registers in the register file individually (word-aligned), in sets of two (dual-aligned), or in sets of four (quad-aligned).

- ALU—the ALU performs a standard set of arithmetic operations in both fixed- and floating-point formats. It also performs logic operations.
- Multiplier—the multiplier performs both fixed- and floating-point multiplication and fixed-point multiply and accumulate.
- Shifter—the 64-bit shifter performs logical and arithmetic shifts, bit and bit stream manipulation, and field deposit and extraction operations.
- Communications Logic Unit (CLU)—this 128-bit unit provides trellis decoding (for example, Viterbi and Turbo decoders) and executes complex correlations for CDMA communication applications (for example, chip-rate and symbol-rate functions).

Using these features, the compute blocks can:

- Provide 8 MACS per cycle peak and 7.1 MACS per cycle sustained 16-bit performance and provide 2 MACS per cycle peak and 1.8 MACS per cycle sustained 32-bit performance (based on FIR)
- Execute six single-precision floating-point or execute 24 fixed-point (16-bit) operations per cycle, providing 3.6G FLOPS or 14.4G/s regular operations performance at 600 MHz
- Perform two complex 16-bit MACS per cycle
- Execute eight trellis butterflies in one cycle

## **DATA ALIGNMENT BUFFER (DAB)**

The DAB is a quad-word FIFO that enables loading of quadword data from nonaligned addresses. Normally, load instructions must be aligned to their data size so that quad words are loaded from a quad-aligned address. Using the DAB significantly improves the efficiency of some applications, such as FIR filters.

### **DUAL INTEGER ALU (IALU)**

The ADSP-TS201S processor has two IALUs that provide powerful address generation capabilities and perform many generalpurpose integer operations. The IALUs are referred to as J and K in assembly syntax and have the following features:

- Provide memory addresses for data and update pointers
- Support circular buffering and bit-reverse addressing
- Perform general-purpose integer operations, increasing programming flexibility
- Include a 31-word register file for each IALU

As address generators, the IALUs perform immediate or indirect (pre- and post-modify) addressing. They perform modulus and bit-reverse operations with no constraints placed on memory addresses for the modulus data buffer placement. Each IALU can specify either a single-, dual-, or quad-word access from memory.

<sup>&</sup>lt;sup>†</sup>Static Superscalar is a trademark of Analog Devices, Inc.

The IALUs have hardware support for circular buffers, bit reverse, and zero-overhead looping. Circular buffers facilitate efficient programming of delay lines and other data structures required in digital signal processing, and they are commonly used in digital filters and Fourier transforms. Each IALU provides registers for four circular buffers, so applications can set up a total of eight circular buffers. The IALUs handle address pointer wraparound automatically, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Because the IALU's computational pipeline is one cycle deep, in most cases integer results are available in the next cycle. Hardware (register dependency check) causes a stall if a result is unavailable in a given cycle.

## **PROGRAM SEQUENCER**

The ADSP-TS201S processor's program sequencer supports the following:

- A fully interruptible programming model with flexible programming in assembly and C/C++ languages; handles hardware interrupts with high throughput and no aborted instruction cycles
- A 10-cycle instruction pipeline—four-cycle fetch pipe and six-cycle execution pipe—computation results available two cycles after operands are available
- Supply of instruction fetch memory addresses; the sequencer's instruction alignment buffer (IAB) caches up to five fetched instruction lines waiting to execute; the program sequencer extracts an instruction line from the IAB and distributes it to the appropriate core component for execution
- Management of program structures and program flow determined according to JUMP, CALL, RTI, RTS instructions, loop structures, conditions, interrupts, and software exceptions
- Branch prediction and a 128-entry branch target buffer (BTB) to reduce branch delays for efficient execution of conditional and unconditional branch instructions and zero-overhead looping; correctly predicted branches occur with zero overhead cycles, overcoming the five-to-nine stage branch penalty
- Compact code without the requirement to align code in memory; the IAB handles alignment

### Interrupt Controller

The DSP supports nested and nonnested interrupts. Each interrupt type has a register in the interrupt vector table. Also, each has a bit in both the interrupt latch register and the interrupt mask register. All interrupts are fixed as either level-sensitive or edge-sensitive, except the IRQ3–0 hardware interrupts, which are programmable.

The DSP distinguishes between hardware interrupts and software exceptions, handling them differently. When a software exception occurs, the DSP aborts all other instructions in the instruction pipe. When a hardware interrupt occurs, the DSP continues to execute instructions already in the instruction pipe.

### **Flexible Instruction Set**

The 128-bit instruction line, which can contain up to four 32-bit instructions, accommodates a variety of parallel operations for concise programming. For example, one instruction line can direct the DSP to conditionally execute a multiply, an add, and a subtract in both computation blocks while it also branches to another location in the program. Some key features of the instruction set include:

- CLU instructions for communications infrastructure to govern trellis decoding (for example, Viterbi and Turbo decoders) and despreading via complex correlations
- Algebraic assembly language syntax
- Direct support for all DSP, imaging, and video arithmetic types
- Eliminates toggling DSP hardware modes because modes are supported as options (for example, rounding, saturation, and others) within instructions
- Branch prediction encoded in instruction; enables zerooverhead loops
- Parallelism encoded in instruction line
- · Conditional execution optional for all instructions
- User-defined partitioning between program and data memory

# **DSP MEMORY**

The DSP's internal and external memory is organized into a unified memory map, which defines the location (address) of all elements in the system, as shown in Figure 3.

The memory map is divided into four memory areas—host space, external memory, multiprocessor space, and internal memory—and each memory space, except host memory, is subdivided into smaller memory spaces.

The ADSP-TS201S processor internal memory has 24M bits of on-chip DRAM memory, divided into six blocks of 4M bits (128K words × 32 bits). Each block—M0, M2, M4, M6, M8, and M10—can store program instructions, data, or both, so applications can configure memory to suit specific needs. Placing program instructions and data in different memory blocks, however, enables the DSP to access data while performing an instruction fetch. Each memory segment contains a 128K bit cache to enable single cycle access to internal DRAM.

The six internal memory blocks connect to the four 128-bit wide internal buses through a crossbar connection, enabling the DSP to perform four memory transfers in the same cycle. The DSP's internal bus architecture provides a total memory bandwidth of




Figure 3. ADSP-TS201S Memory Map

33.6G bytes per second, enabling the core and I/O to access eight 32-bit data-words and four 32-bit instructions each cycle. The DSP's flexible memory structure enables:

- DSP core and I/O accesses to different memory blocks in the same cycle
- DSP core access to three memory blocks in parallel—one instruction and two data accesses
- Programmable partitioning of program and data memory
- Program access of all memory as 32-, 64-, or 128-bit words—16-bit words with the DAB

### EXTERNAL PORT (OFF-CHIP MEMORY/PERIPHERALS INTERFACE)

The ADSP-TS201S processor's external port provides the DSP's interface to off-chip memory and peripherals. The 4G word address space is included in the DSP's unified address space.

The separate on-chip buses—four 128-bit data buses and four 32-bit address buses—are multiplexed at the SOC interface and transferred to the external port over the SOC bus to create an external system bus transaction. The external system bus provides a single 64-bit data bus and a single 32-bit address bus. The external port supports data transfer rates of 1G byte per second over the external bus.

The external bus can be configured for 32-bit or 64-bit, littleendian operations. When the system bus is configured for 64-bit operations, the lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits connect to odd addresses.

The external port supports pipelined, slow, and SDRAM protocols. Addressing of external memory devices and memorymapped peripherals is facilitated by on-chip decoding of high order address lines to generate memory bank select signals. The ADSP-TS201S processor provides programmable memory, pipeline depth, and idle cycle for synchronous accesses; and external acknowledge controls to support interfacing to pipelined or slow devices, host processors, and other memorymapped peripherals with variable access, hold, and disable time requirements.

### Host Interface

The ADSP-TS201S processor provides an easy and configurable interface between its external bus and host processors through the external port (see Figure 4). To accommodate a variety of host processors, the host interface supports pipelined or slow protocols for ADSP-TS201S processor access of the host as slave or pipelined for host access of the ADSP-TS201S processor as slave. Each protocol has programmable transmission parameters, such as idle cycles, pipe depth, and internal wait cycles.

The host interface supports burst transactions initiated by a host processor. After the host issues the starting address of the burst and asserts the  $\overline{\text{BRST}}$  signal, the DSP increments the address internally while the host continues to assert  $\overline{\text{BRST}}$ .

The host interface provides a deadlock recovery mechanism that enables a host to recover from deadlock situations involving the DSP. The  $\overline{\text{BOFF}}$  signal provides the deadlock recovery mechanism. When the host asserts  $\overline{\text{BOFF}}$ , the DSP backs off the current transaction and asserts  $\overline{\text{HBG}}$  and relinquishes the external bus.

The host can directly read or write the internal memory of the ADSP-TS201S processor, and it can access most of the DSP registers, including DMA control (TCB) registers. Vector interrupts support efficient execution of host commands.

### Multiprocessor Interface

The ADSP-TS201S processor offers powerful features tailored to multiprocessing DSP systems through the external port and link ports (see Figure 4). This multiprocessing capability provides the highest bandwidth for interprocessor communication, including:

- Up to eight DSPs on a common bus
- On-chip arbitration for glueless multiprocessing
- Link ports for point-to-point communication

The external port and link ports provide integrated, glueless multiprocessing support.

The external port supports a unified address space (see Figure 3) that enables direct interprocessor accesses of each ADSP-TS201S processor's internal memory and registers. The DSP's on-chip distributed bus arbitration logic provides simple, glueless connection for systems containing up to eight ADSP-TS201S processors and a host processor. Bus arbitration has a rotating priority. Bus lock supports indivisible read-modify-write sequences for semaphores. A bus fairness feature prevents one DSP from holding the external bus too long.

The DSP's four link ports provide a second path for interprocessor communications with throughput of 4G bytes per second. The cluster bus provides 1G byte per second throughput—with a total of 4.8G bytes per second interprocessor bandwidth (limited by SOC bandwidth).

## SDRAM Controller

The SDRAM controller controls the ADSP-TS201S processor's transfers of data to and from external synchronous DRAM (SDRAM) at a throughput of 32 bits or 64 bits per SCLK cycle using the external port and SDRAM control pins.

The SDRAM interface provides a glueless interface with standard SDRAMs—16M bit, 64M bit, 128M bit, 256M bit, and 512M bit. The DSP supports directly a maximum of four banks of 64M words  $\times$  32 bits of SDRAM. The SDRAM interface is mapped in external memory in each DSP's unified memory map.

## **EPROM Interface**

The ADSP-TS201S processor can be configured to boot from an external 8-bit EPROM at reset through the external port. An automatic process (which follows reset) loads a program from the EPROM into internal memory. This process uses 16 wait cycles for each read access. During booting, the BMS pin functions as the EPROM chip select signal. The EPROM boot procedure uses DMA Channel 0, which packs the bytes into 32-bit instructions. Applications can also access the EPROM (write flash memories) during normal operation through DMA.

The EPROM or flash memory interface is not mapped in the DSP's unified memory map. It is a byte address space limited to a maximum of 16M bytes (24 address bits). The EPROM or flash memory interface can be used after boot via a DMA.

# DMA CONTROLLER

The ADSP-TS201S processor's on-chip DMA controller, with 14 DMA channels, provides zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the DSP's core, enabling DMA operations to occur while the DSP's core continues to execute program instructions.

The DMA controller performs DMA transfers between internal memory, external memory, and memory-mapped peripherals; the internal memory of other DSPs on a common bus, a host processor, or link port I/O; between external memory and external peripherals or link port I/O; and between an external bus master and internal memory or link port I/O. The DMA controller performs the following DMA operations:

- External port block transfers. Four dedicated bidirectional DMA channels transfer blocks of data between the DSP's internal memory and any external memory or memory-mapped peripheral on the external bus. These transfers support master mode and handshake mode protocols.
- Link port transfers. Eight dedicated DMA channels (four transmit and four receive) transfer quad-word data only between link ports and between a link port and internal or




Figure 4. ADSP-TS201S Shared Memory Multiprocessing System

external memory. These transfers only use handshake mode protocol. DMA priority rotates between the four receive channels.

• AutoDMA transfers. Two dedicated unidirectional DMA channels transfer data received from an external bus master to internal memory or to link port I/O. These transfers only use slave mode protocol, and an external bus master must initiate the transfer.

The DMA controller provides these additional features:

• Flyby transfers. Flyby operations only occur through the external port (DMA Channel 0) and do not involve the DSP's core. The DMA controller acts as a conduit to transfer data from an I/O device to external SDRAM memory.

During a transaction, the DSP relinquishes the external data bus; outputs addresses and memory selects ( $\overline{\text{MSSD3-0}}$ ); outputs the  $\overline{\text{IORD}}$ ,  $\overline{\text{IOWR}}$ ,  $\overline{\text{IOEN}}$ , and  $\overline{\text{RD}}/\overline{\text{WR}}$  strobes; and responds to ACK.

- DMA chaining. DMA chaining operations enable applications to automatically link one DMA transfer sequence to another for continuous transmission. The sequences can occur over different DMA channels and have different transmission attributes.
- Two-dimensional transfers. The DMA controller can access and transfer two-dimensional memory arrays on any DMA transmit or receive channel. These transfers are implemented with index, count, and modify registers for both the X and Y dimensions.

## LINK PORTS (LVDS)

The DSP's four full-duplex link ports each provide additional four-bit receive and four-bit transmit I/O capability, using low voltage, differential-signal (LVDS) technology. With the ability to operate at a double data rate—latching data on both the rising and falling edges of the clock—running at up to 500 MHz, each link port can support up to 500M bytes per second per direction, for a combined maximum throughput of 4G bytes per second.

The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing pointto-point interprocessor communications. Applications can also use the link ports for booting.

Each link port has its own triple-buffered quad-word input and double-buffered quad-word output registers. The DSP's core can write directly to a link port's transmit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels.

Each link port direction has three signals that control its operation. For the transmitter, LxCLKOUT is the output transmit clock, LxACKI is the handshake input to control the data flow, and the  $\overline{\text{LxBCMPO}}$  output indicates that the block transfer is complete. For the receiver, LxCLKIN is the input receive clock, LxACKO is the handshake output to control the data flow, and the  $\overline{\text{LxBCMPI}}$  input indicates that the block transfer is complete. The LxDATO3–0 pins are the data output bus for the transmitter and the LxDATI3–0 pins are the input data bus for the receiver.

Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted.

### **TIMER AND GENERAL-PURPOSE I/O**

The ADSP-TS201S processor has a timer pin (TMR0E) that generates output when a programmed timer counter has expired, and four programmable general-purpose I/O pins (FLAG3–0) that can function as either single-bit input or output. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching.

## **RESET AND BOOTING**

The ADSP-TS201S processor has three levels of reset:

- Power-up reset after power-up of the system (SCLK, all static inputs, and strap pins are stable), the <u>RST\_IN</u> pin must be asserted (low).
- Normal reset for any chip reset following the power-up reset, the <u>RST\_IN</u> pin must be asserted (low).
- DSP-core reset when setting the SWRST bit in EMUCTL, the DSP core is reset, but not the external port or I/O.

For normal operations, tie the <u>RST\_OUT</u> pin to the <u>POR\_IN</u> pin.

After reset, the ADSP-TS201S processor has four boot options for beginning operation:

- Boot from EPROM.
- Boot by an external master (host or another ADSP-TS201S processor).
- · Boot by link port.
- No boot—start running from memory address selected with one of the IRQ3-0 interrupt signals. See Table 2.

Using the "no boot" option, the ADSP-TS201S processor must start running from memory when one of the interrupts is asserted.

Table 2.	No	Boot,	Run	from	Memory	Addresses
----------	----	-------	-----	------	--------	-----------

Interrupt	Address
IRQ0	0x3000 0000 (External Memory)
IRQ1	0x3800 0000 (External Memory)
IRQ2	0x8000 0000 (External Memory)
IRQ3	0x0000 0000 (Internal Memory)

The ADSP-TS201S processor core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the interrupt vector table are initialized and enabled after reset.

For more information on boot options, see the *EE-200: ADSP-TS20x TigerSHARC Processor Boot Loader Kernels Operation* on the Analog Devices website (www.analog.com).

## **CLOCK DOMAINS**

The DSP uses calculated ratios of the SCLK clock to operate, as shown in Figure 5. The instruction execution rate is equal to CCLK. A PLL from SCLK generates CCLK which is phaselocked. The SCLKRATx pins define the clock multiplication of SCLK to CCLK (see Table 4 on Page 12). The link port clock is generated from CCLK via a software programmable divisor, and the SOC bus operates at 1/2 CCLK. Memory transfers to external and link port buffers operate at the SOCCLK rate. SCLK also provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at the SCLK frequency. The maximum SCLK frequency is one quarter the internal DSP clock (CCLK) frequency.




Figure 5. Clock Domains


## **POWER DOMAINS**

The ADSP-TS201S processor has separate power supply connections for internal logic ( $V_{DD}$ ), analog circuits ( $V_{DD_A}$ ), I/O buffer ( $V_{DD IO}$ ), and internal DRAM ( $V_{DD_DRAM}$ ) power supply.

Note that the analog  $(V_{DD A})$  supply powers the clock generator PLLs. To produce a stable clock, systems must provide a clean power supply to power input V<sub>DD A</sub>. Designs must pay critical attention to bypassing the  $V_{DD}$  A supply.


# FILTERING REFERENCE VOLTAGE AND CLOCKS


Figure 6 and Figure 7 show possible circuits for filtering  $V_{REF}$ , and SCLK\_V<sub>REF</sub>. These circuits provide the reference voltages for the switching voltage reference and system clock reference.



R1: 2kΩ SERIES RESISTOR (±1%) R2: 2.55kΩ SERIES RESISTOR (±1%) C1: 1µF CAPACITOR (SMD) C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS









## **DEVELOPMENT TOOLS**

The ADSP-TS201S processor is supported with a complete set of CROSSCORE  $^{\circledast \dagger}$  software and hardware development tools, including Analog Devices emulators and VisualDSP++®<sup>‡</sup> development environment. The same emulator hardware that supports other TigerSHARC processors also fully emulates the ADSP-TS201S processor.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ run-time library that includes DSP and mathematical functions. A key point for theses tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the real-time characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- Insert breakpoints
- · Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- · Perform linear or statistical profiling of program execution
- · Fill, dump, and graphically plot the contents of memory
- · Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the TigerSHARC processor development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permits programmers to:

- · Control how the development tools process inputs and generate outputs
- · Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively,

<sup>&</sup>lt;sup>†</sup>CROSSCORE is a registered trademark of Analog Devices, Inc.

<sup>&</sup>lt;sup>‡</sup>VisualDSP++ is a registered trademark of Analog Devices, Inc.

eliminating the need to start from the very beginning when developing new application code. The VDK features include threads, critical and unscheduled regions, semaphores, events, and device flags. The VDK also supports priority-based, preemptive, cooperative, and time-sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK-based objects, and visualizing the system state, when debugging an application that uses the VDK.

VCSE is Analog Devices' technology for creating, using, and reusing software components (independent modules of substantial functionality) to quickly and reliably assemble software applications. It also is used for downloading components from the Web, dropping them into the application, and publishing component archives from within VisualDSP++. VCSE supports component implementation in C/C++ or assembly language.

Use the expert linker to visually manipulate the placement of code and data on the embedded system, view memory use in a color-coded graphical form, easily move code and data to different areas of the DSP or external memory with a drag of the mouse, and examine runtime stack and heap usage. The expert linker is fully compatible with existing linker definition file (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-TS201S processor to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the TigerSHARC processor family. Hardware tools include TigerSHARC processor PC plug-in cards. Third party software tools include DSP libraries, realtime operating systems, and block diagram design tools.

## **EVALUATION KIT**

Analog Devices offers a range of EZ-KIT Lite<sup>®†</sup> evaluation platforms to use as a cost-effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board flash device to store user-specific boot code, enabling the board to run as a standalone unit, without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom-defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

# DESIGNING AN EMULATOR-COMPATIBLE DSP BOARD (TARGET)

The Analog Devices family of emulators are tools that every DSP developer needs in order to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG test access port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)— use the string "EE-68" in site search. This document is updated regularly to keep pace with improvements to emulator support.

## **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-TS201S processor's architecture and functionality. For detailed information on the ADSP-TS201S processor's core architecture and instruction set, see the ADSP-TS201 Tiger-SHARC Processor Hardware Reference and the ADSP-TS201 TigerSHARC Processor Programming Reference. For detailed information on the development tools for this processor, see the VisualDSP++ User's Guide for TigerSHARC Processors.

<sup>&</sup>lt;sup>†</sup> EZ-Kit Lite is a registered trademark of Analog Devices, Inc.

# **PIN FUNCTION DESCRIPTIONS**

While most of the ADSP-TS201S processor's input pins are normally synchronous—tied to a specific clock—a few are asynchronous. For these asynchronous signals, an on-chip synchronization circuit prevents metastability problems. Use the ac specification for asynchronous signals when the system design requires predictable, cycle-by-cycle behavior for these signals. The output pins can be three-stated during normal operation. The DSP three-states all output pins during reset, allowing these pins to get to their internal pull-up or pull-down state. Some pins have an internal pull-up or pull-down resistor ( $\pm 30\%$  tolerance) that maintains a known value during transitions between different drivers.

Signal	Туре	Term	Description
SCLKRAT2-0	l (pd)	na	Core Clock Ratio. The DSP's core clock (CCLK) rate = n × SCLK, where n is user- programmable using the SCLKRATx pins to the values shown in Table 4. These pins may change only during reset; connect these pins to $V_{DD_{-}IO}$ or $V_{SS}$ . All reset specifica- tions in Table 25, Table 26, and Table 27 must be satisfied. The core clock rate (CCLK) is the instruction cycle rate.
SCLK	1	na	System Clock Input. The DSP's system input clock for cluster bus. The core clock rate is user-programmable using the SCLKRATx pins. For more information, see Clock Domains on Page 9.
RST_IN	I/A	na	Reset. Sets the DSP to a known state and causes program to be in idle state. RST_IN must be asserted a specified time according to the type of reset operation. For details, see Reset and Booting on Page 9, Table 25 on Page 26, and Figure 13 on Page 26.
RST_OUT	0	na	Reset Output. Indicates that the DSP reset is complete. Connect to POR_IN.
POR_IN	I/A	na	Power-On Reset for internal DRAM. Connect to RST_OUT.

### Table 3. Pin Definitions—Clocks and Reset

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pu\_od\_0 = internal pull-up 500  $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD IO</sub> = connect directly to V<sub>DD IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

### Table 4. SCLK Ratio

SCLK	RAT2-0	Ratio
000	(default)	4
001		5
010		6
011		7
100		8
101		10
110		12
111		Reserved

#### Table 5. Pin Definitions—External Port Bus Controls

Signal	Туре	Term	Description
ADDR31-0	l/O/T (pu_ad)	nc	Address Bus. The DSP issues addresses for accessing memory and peripherals on these pins. In a multiprocessor system, the bus master drives addresses for accessing internal memory or I/O processor registers of other ADSP-TS201S processors. The DSP inputs addresses when a host or another DSP accesses its internal memory or I/O processor registers.
DATA63-0	I/O/T (pu_ad)	nc	External Data Bus. The DSP drives and receives data and instructions on these pins. Pull-up or pull-down resistors on unused DATA pins are unnecessary.
RD	l/O/T (pu_0)	epu <sup>1</sup>	Memory Read. $\overline{\text{RD}}$ is asserted whenever the DSP reads from any slave in the system, excluding SDRAM. When the DSP is a slave, $\overline{\text{RD}}$ is an input and indicates read transactions that access its internal memory or universal registers. In a multiprocessor system, the bus master drives $\overline{\text{RD}}$ . $\overline{\text{RD}}$ changes concurrently with ADDR pins.
WRL	I/O/T (pu_0)	epu <sup>1</sup>	Write Low. WRL is asserted in two cases: when the ADSP-TS201S processor writes to an even address word of external memory or to another external bus agent; and when the ADSP-TS201S processor writes to a 32-bit zone (host, memory, or DSP programmed to 32-bit bus). An external master (host or DSP) asserts WRL for writing to a DSP's low word of internal memory. In a multiprocessor system, the bus master drives WRL. WRL changes concurrently with ADDR pins. When the DSP is a slave, WRL is an input and indicates write transactions that access its internal memory or universal registers.
WRH	I/O/T (pu_0)	epu <sup>1</sup>	Write High. WRH is asserted when the ADSP-TS201S processor writes a long word (64 bits) or writes to an odd address word of external memory or to another external bus agent on a 64-bit data bus. An external master (host or another DSP) must assert WRH for writing to a DSP's high word of 64-bit data bus. In a multiprocessing system, the bus master drives WRH. WRH changes concurrently with ADDR pins. When the DSP is a slave, WRH is an input and indicates write transactions that access its internal memory or universal registers.
АСК	I/O/T/OD (pu_od_0)	epu <sup>1</sup>	Acknowledge. External slave devices can deassert ACK to add wait states to external memory accesses. ACK is used by I/O devices, memory controllers, and other peripherals on the data phase. The DSP can deassert ACK to add wait states to read and write accesses of its internal memory. The pull-up is 50 $\Omega$ on low-to-high transactions and is 500 $\Omega$ on all other transactions.
BMS	О/Т (pu_0)	na	Boot Memory Select. BMS is the chip select for boot EPROM or flash memory. During reset, the DSP uses BMS as a strap pin (EBOOT) for EPROM boot mode. In a multiprocessor system, the DSP bus master drives BMS. For details, see Reset and Booting on Page 9 and the EBOOT signal description in Table 16 on Page 20.
<u>MS1–0</u>	O/T (pu_0)	nc	Memory Select. $\overline{MS0}$ or $\overline{MS1}$ is asserted whenever the DSP accesses memory banks 0 or 1, respectively. $\overline{MS1-0}$ are decoded memory address pins that change concurrently with ADDR pins. When ADDR31:27 = 0b00110, $\overline{MS0}$ is asserted. When ADDR31:27 = 0b00111, $\overline{MS1}$ is asserted. In multiprocessor systems, the master DSP drives $\overline{MS1-0}$ .
MSH	O/T (pu_0)	nc	Memory Select Host. $\overline{\text{MSH}}$ is asserted whenever the DSP accesses the host address space (ADDR31 = 0b1). $\overline{\text{MSH}}$ is a decoded memory address pin that changes concurrently with ADDR pins. In a multiprocessor system, the bus master DSP drives $\overline{\text{MSH}}$ .
BRST	l/O/T (pu_0)	epu <sup>1</sup>	Burst. The current bus master (DSP or host) asserts this pin to indicate that it is reading or writing data associated with consecutive addresses. A slave device can ignore addresses after the first one and increment an internal address counter after each transfer. For host-to-DSP burst accesses, the DSP increments the address automati- cally while BRST is asserted.

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pu\_od\_0 = internal pull-up 500  $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_10</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_10</sub> = connect directly to V<sub>DD\_10</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

<sup>1</sup>This external pull-up may be omitted for the ID = 000 TigerSHARC processor.

Table 6. Pin Definitions-External Port Arbitration
--

Signal	Туре	Term	Description
BR7-0	I/O	V <sub>DD_IO</sub> <sup>1</sup>	Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for bus mastership. Each DSP drives its own $\overline{BRx}$ line (corresponding to the value of its ID2–0 inputs) and monitors all others. In systems with fewer than eight DSPs, set the unused $\overline{BRx}$ pins high (V <sub>DD 10</sub> ).
ID2-0	l (pd)	na	Multiprocessor ID. Indicates the DSP's ID, from which the DSP determines its order in a multiprocessor system. These pins also indicate to the DSP which bus request (BR0–BR7) to assert when requesting the bus: $000 = BR0$ , $001 = BR1$ , $010 = BR2$ , $011 = BR3$ , $100 = BR4$ , $101 = BR5$ , $110 = BR6$ , or $111 = BR7$ . ID2–0 must have a constant value during system operation and can change during reset only.
BM	0	na	Bus Master. The current bus master DSP asserts BM. For debugging only. At reset this is a strap pin. For more information, see Table 16 on Page 20.
BOFF	I	epu	Back Off. A deadlock situation can occur when the host and a DSP try to read from each other's bus at the same time. When deadlock occurs, the host can assert BOFF to force the DSP to relinquish the bus before completing its outstanding transaction.
BUSLOCK	O/T (pu_0)	na	Bus Lock Indication. Provides an indication that the current bus master has locked the bus. At reset, this is a strap pin. For more information, see Table 16 on Page 20.
HBR	1	epu	Host Bus Request. A host must assert HBR to request control of the DSP's external bus. When HBR is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts HBG once the outstanding transaction is finished.
HBG	I/O/T (pu_0)	epu <sup>2</sup>	Host Bus Grant. Acknowledges HBR and indicates that the host can take control of the external bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, MSH, MSSD3–0, MS1–0, RD, WRL, WRH, BMS, BRST, IORD, IOWR, IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM, and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts HBG until the host deasserts HBR. In multiprocessor systems, the current bus master DSP drives HBG, and all slave DSPs monitor it.
CPA	I/O/OD (pu_od_0)	epu <sup>2</sup>	Core Priority Access. Asserted while the DSP's core accesses external memory. This pin enables a slave DSP to interrupt a master DSP's background DMA transfers and gain control of the external bus for core-initiated transactions. CPA is an open drain output, connected to all DSPs in the system. If not required in the system, leave CPA unconnected (external pull-ups will be required for DSP ID = 1 through ID = 7).
DPA	I/O/OD (pu_od_0)	epu <sup>2</sup>	DMA Priority Access. Asserted while a high priority DSP DMA channel accesses external memory. This pin enables a high priority DMA channel on a slave DSP to interrupt transfers of a normal priority DMA channel on a master DSP and gain control of the external bus for DMA-initiated transactions. DPA is an open drain output, connected to all DSPs in the system. If not required in the system, leave DPA uncon- nected (external pull-ups will be required for DSP ID = 1 through ID = 7).

**I** = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 k $\Omega$ ; **pu** = internal pull-up 5 k $\Omega$ ; **pd** = internal pull-down 5 k $\Omega$  on DSP ID = 0; **pu\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_od\_0** = internal pull-up 500  $\Omega$  on DSP ID = 0; **pd\_m** = internal pull-down 5 k $\Omega$  on DSP bus master; **pu\_m** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_ad** = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_1O</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_1O</sub> = connect directly to V<sub>DD\_1O</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

<sup>1</sup> The  $\overline{BRx}$  pin matching the ID2–0 input selection for the processor should be left nc if unused. For example, the processor with ID = 000 has  $\overline{BR0}$  = nc and  $\overline{BR7-1}$  =  $V_{DD_{-}IO}$ . <sup>2</sup> This external pull-up resistor may be omitted for the ID = 000 TigerSHARC processor.

Signal	Туре	Term	Description
DMAR3-0	I/A	epu	DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In response to DMARx, the DSP performs DMA transfers according to the DMA channel's initialization. The DSP ignores DMA requests from uninitialized channels.
IOWR	O/T (pu_0)	nc	I/O Write. When a DSP DMA channel initiates a flyby mode read transaction, the DSP asserts the IOWR signal during the data cycles. This assertion makes the I/O device sample the data instead of the TigerSHARC.
IORD	O/T (pu_0)	nc	I/O Read. When a DSP DMA channel initiates a flyby mode write transaction, the DSP asserts the IORD signal during the data cycle. This assertion with the IOEN makes the I/O device drive the data instead of the TigerSHARC.
IOEN	O/T (pu_0)	nc	I/O Device Output Enable. Enables the output buffers of an external I/O device for fly- by transactions between the device and external memory. Active on flyby transactions.

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pu\_od\_0 = internal pull-up 500  $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_IO</sub> = connect directly to V<sub>DD\_IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

Signal	Туре	Term	Description
MSSD3-0	l/O/T (pu_0)	nc	Memory Select SDRAM. MSSD0, MSSD1, MSSD2, or MSSD3 is asserted whenever the DSP accesses SDRAM memory space. MSSD3–0 are decoded memory address pins that are asserted whenever the DSP issues an SDRAM command cycle (access to ADDR31:30 = 0b01—except reserved spaces shown in Figure 3 on Page 6). In a multiprocessor system, the master DSP drives MSSD3–0.
RAS	l/O/T (pu_0)	nc	Row Address Select. When sampled low, RAS indicates that a row address is valid in a read or write of SDRAM. In other SDRAM accesses, it defines the type of operation to execute according to SDRAM specification.
CAS	l/O/T (pu_0)	nc	Column Address Select. When sampled low, $\overline{CAS}$ indicates that a column address is valid in a read or write of SDRAM. In other SDRAM accesses, it defines the type of operation to execute according to the SDRAM specification.
LDQM	O/T (pu_0)	nc	Low Word SDRAM Data Mask. When sampled high, three-states the SDRAM DQ buffers. LDQM is valid on SDRAM transactions when $\overline{CAS}$ is asserted, and inactive on read transactions. On write transactions, LDQM is active when accessing an odd address word on a 64-bit memory bus to disable the write of the low word.
HDQM	O/T (pu_0)	nc	High Word SDRAM Data Mask. When sampled high, three-states the SDRAM DQ buffers. HDQM is valid on SDRAM transactions when CAS is asserted, and inactive on read transactions. On write transactions, HDQM is active when accessing an even address in word accesses or when memory is configured for a 32-bit bus to disable the write of the high word.
SDA10	O/T (pu_0)	nc	SDRAM Address Bit 10. Separate A10 signals enable SDRAM refresh operation while the DSP executes non-SDRAM transactions.
SDCKE	I/O/T (pu_m/ pd_m)	nc	SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend modes. A slave DSP in a multiprocessor system does not have the pull-up or pull-down. A master DSP (or ID = 0 in a single processor system) has a pull-up before granting the bus to the host, except when the SDRAM is put in self refresh mode. In self refresh mode, the master has a pull-down before granting the bus to the host.
SDWE	l/O/T (pu_0)	nc	SDRAM Write Enable. When sampled low while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM write access. When sampled high while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM read access. In other SDRAM accesses, $\overline{SDWE}$ defines the type of operation to execute according to SDRAM specification.

#### Table 8. Pin Definitions-External Port SDRAM Controller

**I** = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 k $\Omega$ ; **pu** = internal pull-up 5 k $\Omega$ ; **pu** = internal pull-down 5 k $\Omega$  on DSP ID = 0; **pu\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_0\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_0\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_0\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_0\_0** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_m** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_ad** = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_IO</sub> = connect directly to V<sub>DD\_IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

#### Table 9. Pin Definitions—JTAG Port

Signal	Туре	Term	Description	
EMU	O/OD	nc <sup>1</sup>	Emulation. Connected to the DSP's JTAG emulator target board connector only.	
ТСК	I	epd or epu <sup>1</sup>	Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.	
TDI	l (pu_ad)	nc <sup>1</sup>	Test Data Input (JTAG). A serial data input of the scan path.	
TDO	O/T	nc <sup>1</sup>	Test Data Output (JTAG). A serial data output of the scan path.	
TMS	l (pu_ad)	nc <sup>1</sup>	Test Mode Select (JTAG). Used to control the test state machine.	
TRST	I/A (pu_ad)	na	Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low after power up for proper device operation. For more information, see Reset and Booting on Page 9.	

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pu\_od\_0 = internal pull-up 500  $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_IO</sub> = connect directly to V<sub>DD\_IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

<sup>1</sup>See the reference on Page 11 to the JTAG emulation technical reference EE-68.

#### Table 10. Pin Definitions-Flags, Interrupts, and Timer

Signal	Туре	Term	Description	
FLAG3-0	l/O/A (pu)	nc	FLAG pins. Bidirectional input/output pins can be used as program conditions. Each can be configured individually for input or for output. FLAG3–0 are inputs after power and reset.	
IRQ3-0	l/A (pu)	nc	Interrupt Request. When asserted, the DSP generates an interrupt. Each of the IRQ3–0 pins can be independently set for edge-triggered or level-sensitive operation. After reset, these pins are disabled unless the IRQ3–0 strap option and interrupt vectors are initialized for booting.	
TMR0E	0	na	Timer 0 expires. This output pulses whenever timer 0 expires. At reset, this is a strap pin. For more information, see Table 16 on Page 20.	

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pd\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pd\_0 = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD IO</sub>, nc = not connected; na = not applicable (always used); V<sub>DD IO</sub> = connect directly to V<sub>DD IO</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

#### Table 11. Pin Definitions—Link Ports

Signal	Туре	Term	Description	
LxDATO3-0P	0	nc	Link Ports 3–0 Data 3–0 Transmit LVDS P	
LxDATO3-0N	0	nc	Link Ports 3–0 Data 3–0 Transmit LVDS N	
LxCLKOUTP	0	nc	Link Ports 3–0 Transmit Clock LVDS P	
LxCLKOUTN	0	nc	Link Ports 3–0 Transmit Clock LVDS N	
LxACKI	l (pd)	nc	Link Ports 3–0 Receive Acknowledge. Using this signal, the receiver indicates to the transmitter that it may continue the transmission.	
LxBCMPO	O (pu)	nc	Link Ports 3–0 Block Completion. When the transmission is executed using DMA, this signal indicates to the receiver that the transmitted block is completed. The pull-up resistor is present on LOBCMPO only. At reset, the L1BCMPO, L2BCMPO, and L3BCMPO pins are strap pins. For more information, see Table 16 on Page 20.	
LxDATI3-0P	I	$V_{\text{DD}\_IO}$	Link Ports 3–0 Data 3–0 Receive LVDS P	
LxDATI3-0N	I	$V_{\text{DD}\_IO}$	Link Ports 3–0 Data 3–0 Receive LVDS N	
LxCLKINP	I/A	V <sub>DD_IO</sub>	Link Ports 3–0 Receive Clock LVDS P	
LxCLKINN	I/A	$V_{\text{DD}_{IO}}$	Link Ports 3–0 Receive Clock LVDS N	
LxACKO	0	nc	Link Ports 3–0 Transmit Acknowledge. Using this signal, the receiver indicates to the transmitter that it may continue the transmission.	
LxBCMPI	l (pd_l)	V <sub>SS</sub>	Link Ports 3–0 Block Completion. When the reception is executed using DMA, this signal indicates to the receiver that the transmitted block is completed.	

**I** = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 k $\Omega$ ; **pu** = internal pull-up 5 k $\Omega$ ; **pd\_0** = internal pull-down 5 k $\Omega$  on DSP ID = 0; **pu\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu\_od\_0** = internal pull-up 500  $\Omega$  on DSP ID = 0; **pd\_m** = internal pull-down 5 k $\Omega$  on DSP bus master; **pu\_m** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_ad** = internal pull-up 40 k $\Omega$ ; **pd\_1** = internal pull-down 50 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_10</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_10</sub> = connect directly to V<sub>DD\_10</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

Signal	Туре	Term	Description	
CONTROLIMP0 CONTROLIMP1	l (pd) l (pu)	na na	Impedance Control. As shown in Table 13, the CONTROLIMP1–0 pins select between normal driver mode and A/D driver mode. When using normal mode (recommended), the output drive strength is set relative to maximum drive strength according to Table 14. When using A/D mode, the resistance control operates in the analog mode, where drive strength is continuously controlled to match a specific line impedance as shown in Table 14.	
DS2, 0 DS1	l (pu) l (pd)	na	Digital Drive Strength Selection. Selected as shown in Table 14. For drive strength calcu- lation, see Output Drive Currents on Page 36. The drive strength for some pins is preset, not controlled by the DS2–0 pins. The pins that are always at drive strength 7 (100%) include: CPA, DPA, TDO, EMU, and RST_OUT. The drive strength for the ACK pin is always x2 drive strength 7 (100%).	
ENEDREG	l (pu)	V <sub>ss</sub>	Connect the ENEDREG pin to $V_{SS}$ . Connect the $V_{DD_DRAM}$ pins to a properly decoupled DRAM power supply.	

Table 12. Pin Definitions—Im	pedance Control, Drive Streng	th Control, and Regulator Enable
Tuble 12. Thi Demittons Th	pedance Control, Drive Streng	in Control, and Regulator Enable

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pu\_od\_0 = internal pull-up 500  $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_10</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_10</sub> = connect directly to V<sub>DD\_10</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

#### Table 13. Impedance Control Selection

CONTROLIMP1-0	Driver Mode
00 (recommended)	Normal
01	Reserved
10 (default)	A/D Mode
11	Reserved

#### Table 14. Drive Strength/Output Impedance Selection

DS2–0 Pins	Drive Strength <sup>1</sup>	Output Impedance <sup>2</sup>
000	Strength 0 (11.1%)	26 Ω
001	Strength 1 (23.8%)	32 Ω
010	Strength 2 (36.5%)	40 Ω
011	Strength 3 (49.2%)	50 Ω
100	Strength 4 (61.9%)	62 Ω
101 (default)	Strength 5 (74.6%)	70 Ω
110	Strength 6 (87.3%)	96 Ω
111	Strength 7 (100%)	120 Ω

<sup>1</sup>CONTROLIMP1 = 0, A/D mode disabled.

 $^{2}$  CONTROLIMP1 = 1, A/D mode enabled.

#### Table 15. Pin Definitions—Power, Ground, and Reference

Signal	Туре	Term	Description	
V <sub>DD</sub>	Р	na	V <sub>DD</sub> pins for internal logic.	
$V_{DD_A}$	Р	na	$V_{\text{DD}}$ pins for analog circuits. Pay critical attention to bypassing this supply.	
V <sub>DD_IO</sub>	Р	na	V <sub>DD</sub> pins for I/O buffers.	
V <sub>DD_DRAM</sub>	Р	na	V <sub>DD</sub> pins for internal DRAM.	
V <sub>REF</sub>	1	na	Reference voltage defines the trip point for all input buffers, except SCLK, RST_IN, POR_IN, IRQ3–0, FLAG3–0, DMAR3–0, ID2–0, CONTROLIMP1–0, LxDATO3–0P/N, LxCLKOUTP/N, LxDATI3–0P/N, LxCLKINP/N, TCK, TDI, TMS, and TRST. V <sub>REF</sub> can be connected to a power supply or set by a voltage divider circuit as shown in Figure 6. For more information, see Filtering Reference Voltage and Clocks on Page 10.	
$SCLK_V_{REF}$	I	na	System Clock Reference. Connect this pin to a reference voltage as shown in Figure 7. For more information, see Filtering Reference Voltage and Clocks on Page 10.	
V <sub>ss</sub>	G	na	Ground pins.	
NC	—	nc	No Connect. Do not connect these pins to anything (not to any supply, signal, or each other). These pins are reserved and must be left unconnected.	

I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down 5 k $\Omega$ ; pu = internal pull-up 5 k $\Omega$ ; pd\_0 = internal pull-down 5 k $\Omega$  on DSP ID = 0; pu\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pd\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; pd\_m = internal pull-down 5 k $\Omega$  on DSP bus master; pu\_m = internal pull-up 5 k $\Omega$  on DSP bus master; pu\_ad = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

**Term (termination of unused pins) column symbols:** epd = external pull-down approximately 5 k $\Omega$  to V<sub>SS</sub>; epu = external pull-up approximately 5 k $\Omega$  to V<sub>DD\_10</sub>, nc = not connected; na = not applicable (always used); V<sub>DD\_10</sub> = connect directly to V<sub>DD\_10</sub>; V<sub>SS</sub> = connect directly to V<sub>SS</sub>

# **STRAP PIN FUNCTION DESCRIPTIONS**

Some pins have alternate functions at reset. Strap options set DSP operating modes. During reset, the DSP samples the strap option pins. Strap pins have an internal pull-up or pull-down for the default value. If a strap pin is not connected to an overdriving external pull-up, pull-down, or logic load, the DSP samples the default value during reset. If strap pins are connected to logic inputs, a stronger external pull-up or pulldown may be required to ensure default value depending on leakage and/or low level input current of the logic load. To set a mode other than the default mode, connect the strap pin to a sufficiently stronger external pull-up or pull-down. Table 16 lists and describes each of the DSP's strap pins.

Signal	Type (at Reset)	On Pin	Description
EBOOT	l (pd_0)	BMS	EPROM Boot. 0 = boot from EPROM immediately after reset (default) 1 = idle after reset and wait for an external device to boot DSP through the external port or a link port
IRQEN	l (pd)	BM	Interrupt Enable. 0 = disable and set IRQ3–0 interrupts to edge-sensitive after reset (default) 1 = enable and set IRQ3–0 interrupts to level-sensitive immediately after reset
LINK_DWIDTH	l (pd)	TMROE	Link Port Input Default Data Width. 0 = 1-bit (default) 1 = 4-bit
SYS_REG_WE	l (pd_0)	BUSLOCK	SYSCON and SDRCON Write Enable. 0 = one-time writable after reset (default) 1 = always writable
TM1	l (pu)	L1BCMPO	Test Mode 1. Do not overdrive default value during reset.
TM2	l (pu)	L2BCMPO	Test Mode 2. Do not overdrive default value during reset.
ТМЗ	l (pu)	L3BCMPO	Test Mode 3. Do not overdrive default value during reset.

### Table 16. Pin Definitions—I/O Strap Pins

**I** = input; **A** = asynchronous; **O** = output; **OD** = open-drain output; **T** = three-state; **P** = power supply; **G** = ground; **pd** = internal pull-down 5 k $\Omega$ ; **pu** = internal pull-up 5 k $\Omega$ ; **pd** = internal pull-down 5 k $\Omega$  on DSP ID = 0; **pu**\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pu**\_0 = internal pull-up 5 k $\Omega$  on DSP ID = 0; **pd\_m** = internal pull-down 5 k $\Omega$  on DSP bus master; **pu\_m** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_m** = internal pull-up 5 k $\Omega$  on DSP bus master; **pu\_ad** = internal pull-up 40 k $\Omega$ . For more pull-down and pull-up information, see Electrical Characteristics on Page 22.

When default configuration is used, no external resistor is needed on the strap pins. To apply other configurations, a 500  $\Omega$  resistor connected to  $V_{DD_{_{\rm IO}}}$  is required. If providing external pull-downs, do not strap these pins directly to  $V_{SS}$ ; the strap pins require 500  $\Omega$  resistor straps.

All strap pins are sampled on the rising edge of  $\overline{\text{RST}_{IN}}$  (deassertion edge). Each pin latches the strapped pin state (state of the strap pin at the rising edge of  $\overline{\text{RST}_{IN}}$ ). Shortly after deassertion of  $\overline{\text{RST}_{IN}}$ , these pins are reconfigured to their normal functionality.

These strap pins have an internal pull-down resistor, pull-up resistor, or no-resistor (three-state) on each pin. The resistor type, which is connected to the I/O pad, depends on whether RST\_IN is active (low) or if RST\_IN is deasserted (high). Table 17 shows the resistors that are enabled during active reset and during normal operation.

# Table 17. Strap Pin Internal Resistors—Active Reset(RST\_IN = 0) vs. Normal Operation (RST\_IN = 1)

Pin	RST_IN = 0	RST_IN = 1
BMS	(pd_0)	(pu_0)
BM	(pd)	Driven
TMR0E	(pd)	Driven
BUSLOCK	(pd_0)	(pu_0)
L1BCMPO	(pu)	Driven
L2BCMPO	(pu)	Driven
L3BCMPO	(pu)	Driven

**pd** = internal pull-down 5 kΩ; **pu** = internal pull-up 5 kΩ; **pd\_0** = internal pull-down 5 kΩ on DSP ID = 0;

**pu\_0** = internal pull-up 5 k $\Omega$  on DSP ID = 0

# ADSP-TS201S—SPECIFICATIONS

Note that component specifications are subject to change without notice. For information on link port electrical characteristics, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing on Page 30.

# **OPERATING CONDITIONS**

Parameter	Description	Test Conditions	Grade <sup>1</sup>	Min	Тур	Max	Unit
V <sub>DD</sub>	Internal Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	V
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	V
$V_{\text{DD}\_A}$	Analog Supply Voltage	@ CCLK = 600 MHz	060	1.14	1.20	1.26	v
		@ CCLK = 500 MHz	050	1.00	1.05	1.10	v
$V_{\text{DD}\_\text{IO}}$	I/O Supply Voltage		(all)	2.38	2.50	2.63	V
$V_{\text{DD}\_\text{DRAM}}$	Internal DRAM Supply Voltage	@ CCLK = 600 MHz	060	1.52	1.60	1.68	v
		@ CCLK = 500 MHz	050	1.425	1.500	1.575	v
T <sub>CASE</sub>	Case Operating Temperature		А	-40		+85	°C
T <sub>CASE</sub>	Case Operating Temperature		w	-40		+105	°C
V <sub>IH1</sub>	High Level Input Voltage <sup>2, 3</sup>	@ $V_{DD}$ , $V_{DD_{-}IO} = Max$	(all)	1.7		3.63	v
V <sub>IH2</sub>	High Level Input Voltage <sup>3, 4</sup>	@ $V_{DD}$ , $V_{DD_{-}IO} = Max$	(all)	1.9		3.63	v
V <sub>IL</sub>	Low Level Input Voltage <sup>3, 5</sup>	@ $V_{DD}$ , $V_{DD_{-}IO}$ = Min	(all)	-0.33		+0.8	v
I <sub>DD</sub>	V <sub>DD</sub> Supply Current, Typical Activity <sup>6</sup>	@ CCLK = 600 MHz, $V_{DD}$ = 1.20 V, $T_{CASE}$ = 25°C	060		2.90		А
		@ CCLK = 500 MHz, $V_{DD}$ = 1.05 V, $T_{CASE}$ = 25°C	050		2.06		А
I <sub>DD_A</sub>	$V_{\text{DD}_A}$ Supply Current, Typical Activity	@ CCLK = 600 MHz, $V_{DD}$ = 1.20 V, $T_{CASE}$ = 25°C	060		25	55	mA
		@ CCLK = 500 MHz, $V_{DD}$ = 1.05 V, $T_{CASE}$ = 25°C	050		20	50	mA
I <sub>DD_IO</sub>	V <sub>DD_IO</sub> Supply Current, Typical Activity <sup>6</sup>	@ SCLK = 62.5 MHz, $V_{DD_{-}IO} = 2.5 \text{ V}$ , $T_{CASE} = 25^{\circ}\text{C}$	(all)		0.15		А
I <sub>DD_DRAM</sub>	V <sub>DD_DRAM</sub> Supply Current, Typical Activity <sup>6</sup>	@ CCLK = 600 MHz, $V_{DD_DRAM}$ = 1.6 V, $T_{CASE}$ = 25°C	060		0.28	0.43	А
		@ CCLK = 500 MHz, $V_{DD_DRAM}$ = 1.5 V, $T_{CASE}$ = 25°C	050		0.25	0.40	А
$V_{\text{REF}}$	Voltage Reference		(all)	$(V_{DD_{IO}})$	×0.56)±	5%	v
$SCLK_V_{REF}$	Voltage Reference		(all)	(V <sub>clock_c</sub>	$_{\rm rive} \times 0.56$	5) ±5%	v

<sup>1</sup> Specifications vary for different grades (for example, SABP-060, SABP-050, SWBP-050). For more information on part grades, see Ordering Guide on Page 46.

<sup>2</sup>V<sub>IH1</sub> specification applies to input and bidirectional pins: SCLKRAT2-0, SCLK, ADDR31-0, DATA63-0, RD, WRL, WRH, ACK, BRST, BR7-0, BOFF, HBR, HBG, MSSD3-0, RAS, CAS, SDCKE, SDWE, TCK, FLAG3-0, DS2-0, ENEDREG.

<sup>3</sup> Values represent dc case. During transitions, the inputs may overshoot or undershoot to the voltage shown in Table 18, based on the transient duty cycle. The dc case is equivalent to 100% duty cycle.

<sup>4</sup> V<sub>IH2</sub> specification applies to input and bidirectional pins: TDI, TMS, TRST, CIMP1-0, ID2-0, IxBCMPI, LxACKI, POR\_IN, RST\_IN, IRQ3-0, CPA, DPA, DMAR3-0.

<sup>5</sup> Applies to input and bidirectional pins.

<sup>6</sup> For details on internal and external power calculation issues, including other operating conditions, see the *EE-170, Estimating Power for the ADSP-TS201S* on the Analog Devices website.

V <sub>IN</sub> Max (V) <sup>1</sup>	V <sub>IN</sub> Min (V)¹	Maximum Duty Cycle <sup>2</sup>
+3.63	-0.33	100%
+3.64	-0.34	90%
+3.70	-0.40	50%
+3.78	-0.48	30%
+3.86	-0.56	17%
+3.93	-0.63	10%

#### Table 18. Maximum Duty Cycle for Input Transient Voltage

<sup>1</sup> The individual values cannot be combined for analysis of a single instance of overshoot or undershoot. The worst case observed value must fall within one of the voltages specified and the total duration of the overshoot or undershoot (exceeding the 100% case) must be less than or equal to the corresponding duty cycle.

 $^2$  Duty cycle refers to the percentage of time the signal exceeds the value for the 100% case. This is equivalent to the measured duration of a single instance of overshoot or undershoot as a percentage of the period of occurrence. The practical worst case for period of occurrence for either overshoot or undershoot is  $2 \times t_{SCLK}$ .

### **ELECTRICAL CHARACTERISTICS**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	$@V_{DD_{IO}} = Min, I_{OH} = -2 mA$	2.18		V
V <sub>OL</sub>	Low Level Output Voltage <sup>1</sup>	$@V_{DD_{IO}} = Min, I_{OL} = 4 mA$		0.4	v
I <sub>IH</sub>	High Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = V_{IH} Max$		20	μΑ
I <sub>IH_PU</sub>	High Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = V_{IH} Max$		20	μΑ
I <sub>IH_PD</sub>	High Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = V_{DD_{IO}} Max$	0.3	0.76	mA
I <sub>IH_PD_L</sub>	High Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = V_{IH} Max$	30	76	μΑ
IIL	Low Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$		20	μΑ
I <sub>IL_PU</sub>	Low Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$	0.3	0.76	mA
I <sub>IL_PU_AD</sub>	Low Level Input Current	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$	30	100	μΑ
I <sub>OZH</sub>	Three-State Leakage Current High	$@V_{DD_{IO}} = Max, V_{IN} = V_{IH} Max$		50	μΑ
I <sub>OZH_PD</sub>	Three-State Leakage Current High	$@V_{DD_{IO}} = Max, V_{IN} = V_{DD_{IO}} Max$	0.3	0.76	mA
I <sub>OZL</sub>	Three-State Leakage Current Low	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$		20	μΑ
I <sub>OZL_PU</sub>	Three-State Leakage Current Low	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$	0.3	0.76	mA
I <sub>OZL_PU_AD</sub>	Three-State Leakage Current Low	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$	30	100	μA
I <sub>OZL_OD</sub>	Three-State Leakage Current Low	$@V_{DD_{IO}} = Max, V_{IN} = 0 V$	4	7.6	mA
C <sub>IN</sub>	Input Capacitance <sup>2, 3</sup>	$@f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		3	pF

Parameter name suffix conventions: no suffix = applies to pins without pull-up or pull-down resistors,  $_PD$  = applies to pin types (pd) or (pd\_0),  $_PU$  = applies to pin types (pu) or (pu\_0),  $_PU_AD$  = applies to pin types (pu\_ad),  $_OD$  = applies to pin types OD,  $_PD_L$  = applies to pin types (pd\_1)

<sup>1</sup> Applies to output and bidirectional pins.

<sup>2</sup> Applies to all signals.

<sup>3</sup>Guaranteed but not tested.

### **PACKAGE INFORMATION**

The information presented in Figure 8 provide details about the package branding for the ADSP-TS201S processors. For a complete listing of product availability, see Ordering Guide on Page 46.



Figure 8. Typical Package Brand

#### Table 19. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	Lead Free Option (optional)
ccc	See Ordering Guide
LLLLLLLL-L	Silicon Lot Number
R.R	Silicon Revision
ууww	Date Code
VVVVV	Assembly Lot Code

### **ESD SENSITIVITY**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary circuitry, damage may occur

on devices subjected to high energy ESD. Therefore, proper ESD precautions should be take to avoid performance degradation or loss of functionality.

### **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed below may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 20.	Absolute Maximum	Ratings
-----------	------------------	---------

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DD</sub> )	–0.3 V to +1.4 V
Analog (PLL) Supply Voltage (V <sub>DD_A</sub> )	–0.3 V to +1.4 V
External (I/O) Supply Voltage (V <sub>DD_IO</sub> )	–0.3 V to +3.5 V
External (DRAM) Supply Voltage (V <sub>DD_DRAM</sub> )	–0.3 V to +2.1 V
Input Voltage <sup>1</sup>	–0.63 V to +3.93 V
Output Voltage Swing	$-0.5$ V to V <sub>DD_IO</sub> +0.5 V
Storage Temperature Range	–65°C to +150°C

<sup>1</sup> Applies to 10% transient duty cycle. For other duty cycles see Table 18.

# TIMING SPECIFICATIONS

With the exception of DMAR3–0, IRQ3–0, TMR0E, and FLAG3–0 (input only) pins, all ac timing for the ADSP-TS201S processor is relative to a reference clock edge. Because input setup/hold, output valid/hold, and output enable/disable times are relative to a clock edge, the timing data for the ADSP-TS201S processor has few calculated (formula-based) values. For information on ac timing, see General AC Timing. For information on link port transfer timing, see Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing on Page 30. The general ac timing data appears in Table 22 and Table 29. All ac specifications are measured with the load specified in Figure 36 on Page 38, and with the output drive strength set to strength 4. In order to calculate the output valid and hold times for different load conditions and/or output drive strengths, refer to Figure 37 on Page 38 through Figure 44 on Page 39 (Rise and Fall Time vs. Load Capacitance) and Figure 45 on Page 39 (Output Valid vs. Load Capacitance and Drive Strength).

The ac asynchronous timing data for the IRQ3–0, DMAR3–0, FLAG3–0, and TMR0E pins appears in Table 21.

### **General AC Timing**

Timing is measured on signals when they cross the 1.25 V level as described in Figure 15 on Page 29. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.25 V and the point that the second signal reaches 1.25 V.

### Table 21. AC Asynchronous Signal Specifications

Name	Description	Pulse Width Low (Min)	Pulse Width High (Min)
IRQ3–0 <sup>1</sup>	Interrupt Request	$2 \times t_{SCLK}$ ns	$2 \times t_{SCLK}$ ns
DMAR3-0 <sup>1</sup>	DMA Request	$2 \times t_{SCLK}$ ns	$2 \times t_{SCLK}$ ns
FLAG3-0 <sup>2</sup>	FLAG3–0 Input	2×t <sub>SCLK</sub> ns	2×t <sub>SCLK</sub> ns
TMR0E <sup>3</sup>	Timer 0 Expired	4×t <sub>SCLK</sub> ns	

<sup>1</sup>These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference.

<sup>2</sup> For output specifications on FLAG3–0 pins, see Table 29.

<sup>3</sup> This pin is a strap option. During reset, an internal resistor pulls the pin low.

#### Table 22. Reference Clocks—Core Clock (CCLK) Cycle Time

		Grade = 060	(600 MHz)	Grade = 05	0 (500 MHz)	
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>cclk</sub> <sup>1</sup>	Core Clock Cycle Time	1.67	12.5	2.0	12.5	ns

<sup>1</sup> CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period (t<sub>SCLK</sub>) divided by the system clock ratio (SCLKRAT2–0). For information on available part numbers for different internal processor clock rates, see the Ordering Guide on Page 46.




Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time

#### Table 23. Reference Clocks—System Clock (SCLK) Cycle Time

		SCLKRAT = 4×, 6×, 8×, 10×, 12×		SCLKRAT = 5 $\times$ , 7 $\times$		
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>SCLK</sub> <sup>1, 2, 3</sup>	System Clock Cycle Time	8	50	8	50	ns
t <sub>sclkh</sub>	System Clock Cycle High Time	$0.40 \times t_{SCLK}$	$0.60 \times t_{SCLK}$	$0.45  imes t_{SCLK}$	$0.55  imes t_{SCLK}$	ns
t <sub>sclkl</sub>	System Clock Cycle Low Time	$0.40 \times t_{SCLK}$	$0.60 \times t_{SCLK}$	$0.45 \times t_{SCLK}$	$0.55  imes t_{SCLK}$	ns
t <sub>SCLKF</sub>	System Clock Transition Time—Falling Edge <sup>4</sup>	—	1.5	_	1.5	ns
t <sub>SCLKR</sub>	System Clock Transition Time—Rising Edge	_	1.5	_	1.5	ns
t <sub>SCLKJ</sub> <sup>5, 6</sup>	System Clock Jitter Tolerance	<u> </u> _	500	_	500	ps

<sup>1</sup> For more information, see Table 3 on Page 12.

<sup>2</sup> For more information, see Clock Domains on Page 9.

 $^3$  The value of (t\_{SCLK} / SCLKRAT2-0) must not violate the specification for t\_{CCLK}.

<sup>4</sup> System clock transition times apply to minimum SCLK cycle time (t<sub>SCLK</sub>) only.

<sup>5</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

<sup>6</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.




Figure 10. Reference Clocks—System Clock (SCLK) Cycle Time

### Table 24. Reference Clocks—JTAG Test Clock (TCK) Cycle Time

Parameter	Description	Min	Max	Unit
t <sub>TCK</sub>	Test Clock (JTAG) Cycle Time	Greater of 30 or $t_{CCLK} \times 4$	—	ns
t <sub>TCKH</sub>	Test Clock (JTAG) Cycle High Time	12	—	ns
t <sub>TCKL</sub>	Test Clock (JTAG) Cycle Low Time	12	_	ns




Figure 11. Reference Clocks—JTAG Test Clock (TCK) Cycle Time

### Table 25.Power-Up Timing<sup>1</sup>

Parameter		Min	Max U	Unit
Timing Requir	rement			
t <sub>VDD_DRAM</sub>	$V_{DD_DRAM}$ Stable After $V_{DD}$ , $V_{DD_A}$ , $V_{DD_IO}$ Stable	>0	m	ns

<sup>1</sup> For information about power supply sequencing and monitoring solutions, please visit www.analog.com/sequencing.




Figure 12. Power-Up Timing

### Table 26. Power-Up Reset Timing

Min	Max Unit
2	ms
$100 \times t_{SCLK}$	ns
1.5	ms
-	Self

 $^1$  Applies after  $V_{DD}\text{,}~V_{DD\_A}\text{,}~V_{DD\_IO}\text{,}~V_{DD\_DRAM}\text{,}$  and SCLK are stable and before  $\overline{\text{RST\_IN}}$  deasserted.




Figure 13. Power-Up Reset Timing

### Table 27. Normal Reset Timing

Parameter	r	Min	Max Unit
Timing Req	uirements		
t <sub>RST_IN</sub>	RST_IN Asserted	2	ms
t <sub>STRAP</sub>	RST_IN Deasserted After Strap Pins Stable	1.5	ms
Switching C	Characteristic		
t <sub>RST_OUT</sub>	RST_OUT Deasserted After RST_IN Deasserted	1.5	ms




Figure 14. Normal Reset Timing

# Table 28. On-Chip DRAM Refresh<sup>1</sup>

Parameter		Min	Мах	Unit
Timing Re	Requirement			
t <sub>REF</sub>	On-chip DRAM Refresh Period		1.56	μs

<sup>1</sup> For more information on setting the refresh rate for the on-chip DRAM, refer to the ADSP-TS201 TigerSHARC Processor Programming Reference.

# Table 29. AC Signal Specifications

(All values in this table are in nanoseconds.)

Name         Description         No	(All values in this table a						a	e	1
ADDR31-0         External Address Bus         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           DATA63-0         External Data Bus         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           MSFH         Memory Select DST Man Lines         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           MST-0         Memory Select for Static Blocks           4.0         1.0         1.15         2.0         SCLK           RD         Memory Select for Static Blocks           4.0         1.0         1.15         2.0         SCLK           RD         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRIL         Write Uw Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Mode SDRAM Data Mask           4.0         1.0         1.15         2.0 <t< th=""><th>Name</th><th>Description</th><th>Input Setup (Min)</th><th>Input Hold (Min)</th><th>Output Valid (Max)</th><th>Output Hold (Min)</th><th>Output Enable (Min)<sup>1</sup></th><th>Output Disabl (Max)<sup>1</sup></th><th>Reference Clock</th></t<>	Name	Description	Input Setup (Min)	Input Hold (Min)	Output Valid (Max)	Output Hold (Min)	Output Enable (Min) <sup>1</sup>	Output Disabl (Max) <sup>1</sup>	Reference Clock
MSH         Memory Select HOST Line         -         -         4.0         1.0         1.15         2.0         SCLK           MSSD3-0         Memory Select DRAM Lines         1.5         0.5         4.0         1.0         1.0         2.0         SCLK           MST-0         Memory Select for Static Blocks         -         -         4.0         1.0         1.15         2.0         SCLK           WR         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WR         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data High to Low         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDTK         SDRAM Mrite Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDTK         SDRAM Morke Select         1.5         0.5         4.0         1.0         1.5         2.0         SCLK	ADDR31-0	External Address Bus		0.5	4.0				
MSH         Memory Select HOST Line         -         -         4.0         1.0         1.15         2.0         SCLK           MSSD3-0         Memory Select DRAM Lines         1.5         0.5         4.0         1.0         1.0         2.0         SCLK           MST-0         Memory Select for Static Blocks         -         -         4.0         1.0         1.15         2.0         SCLK           WR         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WR         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data High to Low         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDTK         SDRAM Mrite Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDTK         SDRAM Morke Select         1.5         0.5         4.0         1.0         1.5         2.0         SCLK	DATA63-0								
MSSD3-0         Memory Select SDRAM Lines         1.5         0.5         4.0         1.0         1.0         2.0         SCLK           MST-0         Memory Select for Static Blocks           4.0         1.0         1.15         2.0         SCLK           RD         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRL         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRH         Write High Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data Low to High         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           GDAM         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDAM         Dom Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK </td <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			_						
MSI-0         Memory Select for Static Blocks           4.0         1.0         1.15         2.0         SCLK           RD         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRIL         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data High to Low         1.5         0.5         3.6         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data Low to High         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDRME         DSRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDMTE         DSRAM ADR10a Mask          -         4.0         1.0         1.15         2.0         SCLK			1.5	0.5					
RD         Memory Read         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRL         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRH         Write Ligh Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data High to Low         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           RAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDME         LDOM         Low Word SDRAM Data Mask         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         4.0         1.0         1.15         2.0         SCLK <td></td> <td>•</td> <td>_</td> <td>_</td> <td>4.0</td> <td></td> <td></td> <td></td> <td></td>		•	_	_	4.0				
WRL         Write Low Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           WRH         Write High Word         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           ACK         Acknowledge for Data High to Low         1.5         0.5         3.6         1.0         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           RAS         Row Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM DDR10 Mask         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         4.0         1.0         1.15         2.0         SCLK           BUSIDCK         Back Off Request         1.5         0.5         -         -         -         SCLK           BUSIDCK         Bu		-	1.5				1.15		
WRHWrite High Word1.50.54.01.01.152.0SCLKACKAcknowledge for Data Low to High1.50.53.61.01.152.0SCLKACknowledge for Data Low to High1.50.54.20.91.152.0SCLKSDCKESDRAM Clock Enable1.50.54.01.01.152.0SCLKCASRow Address Select1.50.54.01.01.152.0SCLKCASColum Address Select1.50.54.01.01.152.0SCLKSDWESDRAM Write Enable1.50.54.01.01.152.0SCLKLDQMLow Word SDRAM Data Mask4.01.01.152.0SCLKSDAI0SDRAM ADDR104.01.01.152.0SCLKHBGHost Bus Request1.50.5SCLKBOFFBack Off Request1.50.54.01.01.152.0SCLKBUSLOCKBus LockSCLKBWTBus Master Debug Aid Only4.01.01.152.0SCLKIORDI/O Read Pin4.01.01.152.0SCLKIDRI/O Read Pin4.01.01.152.0SCLKIDRI/O Read Pin4.0		-		0.5					
ACK         Acknowledge for Data High to Low         1.5         0.5         3.6         1.0         1.15         2.0         SCLK           Acknowledge for Data Low to High         1.5         0.5         4.2         0.9         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           RAS         Row Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           LDQM         Low Word SDRAM Data Mask         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         -         -         SCLK           BSF         Back Off Request         1.5         0.5         -         -         -         SCLK           BSFF         Back Off Request         1.5									
Acknowledge for Data Low to High         1.5         0.5         4.2         0.9         1.15         2.0         SCLK           SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           RAS         Row Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           LDQM         Low Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           SDFF         Back Off Request         1.5         0.5           -         SCLK           BUSLOCK         Bus Cack         -         -         4.0         1.0         1.15         2.0         SCLK           BUSLOCK         Bus Master D		_							
SDCKE         SDRAM Clock Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           RAS         Row Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           LDQM         Low Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           BDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           HBG         Host Bus Request         1.5         0.5            SCLK           BUSLOCK         Bus Su Sck         Request Pin         1.5         0.5         4.0         1.0         1.5         2.0         SCLK           BW									
RAS         Row Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           LDQM         Low Word SDRAM Data Mask         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         4.0         1.0         1.15         2.0         SCLK           HBR         Host Bus Request         1.5         0.5         -         -         -         -         SCLK           HBG         Host Bus Grant         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BUSLOCK         Bus Lock         -         -         4.0         1.0         1.15         2.0         SCLK           BRT-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0         1.0         2.0         SCLK           IORD	SDCKE								
CAS         Column Address Select         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           SDWE         SDRAM Write Enable         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           LDQM         Low Word SDRAM Data Mask         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10         -         -         4.0         1.0         1.15         2.0         SCLK           HBR         Host Bus Grant         1.5         0.5         -         -         -         SCLK           BOFF         Back Off Request         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BUSLOCK         Bus Lock         -         -         -         -         SCLK           BRT         Burst Pin         1.5         0.5         4.0         1.0         .         SCLK           IORD         I/O Read Pin         -         -         4.0         1.0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>									
SDWESDRAM Write Enable1.50.54.01.01.152.0SCLKLDQMLow Word SDRAM Data Mask4.01.01.152.0SCLKHDQMHigh Word SDRAM Data Mask4.01.01.152.0SCLKSDA10SDRAM ADDR104.01.01.152.0SCLKHBRHost Bus Request1.50.5SCLKHBGBack Off Request1.50.5SCLKBOFFBack Off Request1.50.5SCLKBUSLOCKBus LockSCLKBRTBurst Pin1.50.54.01.01.152.0SCLKBRT-0Multiprocessing Bus Request Pins1.50.54.01.01.52.0SCLKIORDI/O Read Pin4.01.01.52.0SCLKIORNI/O Enable Pin4.01.01.52.0SCLKIOENI/O Enable Pin4.01.01.50.5SCLKIORCore Priority Access High to Low1.50.52.01.50.0SCLKIOPADMA Priority Access High to Low1.50.52.00.752.0SCLKIOPADMA Priority Access High to Low1.50.52.00.752.0 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>									
LDQM         Low Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK           HDQM         High Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           HBR         Host Bus Request         1.5         0.5            SCLK           HBG         Host Bus Grant         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BOFF         Back Off Request         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BUSLOCK         Bus Lock          -         4.0         1.0         1.15         2.0         SCLK           BRT         Burst Pin         1.5         0.5         4.0         1.0         1.0         2.0         SCLK           BRT         Bus Master Debug Aid Only          -         4.0         1.0         1.0         2.0         SCLK           IORN         I/O Read Pin									
HDQM         High Word SDRAM Data Mask           4.0         1.0         1.15         2.0         SCLK           SDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           HBR         Host Bus Request         1.5         0.5            SCLK           HBG         Host Bus Grant         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BOFF         Back Off Request         1.5         0.5            SCLK           BUSLOCK         Bus Lock           4.0         1.0         1.15         2.0         SCLK           BRT-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0          SCLK           BM         Bus Master Debug Aid Only         -         -         4.0         1.0          SCLK           IORD         I/O Read Pin         -         -         4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin         -         -         4.0			1.5	0.5					
SDA10         SDRAM ADDR10           4.0         1.0         1.15         2.0         SCLK           HBR         Host Bus Request         1.5         0.5             SCLK           HBG         Host Bus Grant         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BOFF         Back Off Request         1.5         0.5            SCLK           BUSLOCK         Bus Lock           4.0         1.0         1.15         2.0         SCLK           BRST         Burst Pin         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only         -         -         4.0         1.0         1.0         2.0         SCLK           IORD         I/O Read Pin         -         -         4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin <td< td=""><td></td><td></td><td>_</td><td>_</td><td></td><td></td><td></td><td></td><td></td></td<>			_	_					
HBR         Host Bus Request         1.5         0.5             SCLK           HBG         Host Bus Grant         1.5         0.5         4.0         1.05         2.0         SCLK           BOFF         Back Off Request         1.5         0.5            SCLK           BUSLOCK         Bus Lock           4.0         1.0         1.15         2.0         SCLK           BRST         Burst Pin         1.5         0.5         4.0         1.0         1.5         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only          4.0         1.0          SCLK           IORD         I/O Read Pin          4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin          4.0         1.0         1.5         2.0         SCLK           CPA         Core Priority Access Low to High         1.5         0.5         4.0         1.0         <		-	_						
HBG         Host Bus Grant         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BOFF         Back Off Request         1.5         0.5         -         -         -         SCLK           BUSLOCK         Bus Lock         -         4.0         1.0         1.15         2.0         SCLK           BRST         Burst Pin         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0         -         -         SCLK           BM         Bus Master Debug Aid Only         -         -         4.0         1.0         1.0         2.0         SCLK           IORD         I/O Read Pin         -         -         4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin         -         -         4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.5         2.0         SCLK           DPA         DMA Priority Access Low to High			1 5		4.0				
BOFF         Back Off Request         1.5         0.5            SCLK           BUSLOCK         Bus Lock           4.0         1.0         1.15         2.0         SCLK           BRST         Burst Pin         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only          4.0         1.0          SCLK           IORD         I/O Read Pin          4.0         1.0         2.0         SCLK           IOEN         I/O Write Pin           4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin           4.0         1.0         1.5         2.0         SCLK           IOEN         I/O Enable Pin           4.0         1.0         1.5         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         4.0									
BUSLOCK         Bus Lock          4.0         1.0         1.15         2.0         SCLK           BRST         Burst Pin         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only           4.0         1.0           SCLK           IORD         I/O Read Pin           4.0         1.0         1.0         2.0         SCLK           IOWR         I/O Write Pin           4.0         1.0         1.0         2.0         SCLK           IOEN         I/O Enable Pin           4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.5         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         4.0         1.0         0.5         2.0         SCLK           BMS					4.0	1.0	1.15	2.0	
BRST         Burst Pin         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only          4.0         1.0           SCLK           IORD         I/O Read Pin          4.0         1.0         1.0         2.0         SCLK           IOWR         I/O Write Pin          4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low          4.0         1.0         1.15         2.0         SCLK           DPA         Core Priority Access Low to High           4.0         1.0         1.5         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           BMS         Boot Memory Select          -         4.0         1.0         1.15         2.0         SCLK <sup>5</sup> BMS         Boot Memory Select			1.5	0.5	_		1 1 5		
BR7-0         Multiprocessing Bus Request Pins         1.5         0.5         4.0         1.0           SCLK           BM         Bus Master Debug Aid Only          4.0         1.0          SCLK           IORD         I/O Read Pin          4.0         1.0         1.0         2.0         SCLK           IOWR         I/O Write Pin          4.0         1.0         1.15         2.0         SCLK           IOEN         I/O Enable Pin          4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         1.5         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select          -         4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins         -         -				-					
BM         Bus Master Debug Aid Only           4.0         1.0           SCLK           IORD         I/O Read Pin           4.0         1.0         1.0         2.0         SCLK           IOWR         I/O Write Pin           4.0         1.0         1.15         2.0         SCLK           IOEN         I/O Enable Pin           4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         1.15         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select           4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK <sup>5</sup>									
IORD         I/O Read Pin           4.0         1.0         1.0         2.0         SCLK           IOWR         I/O Write Pin           4.0         1.0         1.15         2.0         SCLK           IOEN         I/O Enable Pin           4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select           4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.5          -         -         -         -         -         -         SCLK <sup>5</sup> </td <td></td> <td></td> <td>1.5</td> <td>0.5</td> <td></td> <td></td> <td>—</td> <td>—</td> <td></td>			1.5	0.5			—	—	
IOWR         I/O Write Pin           4.0         1.0         1.15         2.0         SCLK           IOEN         I/O Enable Pin          4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select         1.5         0.5         2.0         0.75         2.0         SCLK           FLAG3-02         FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.5			_	—			—	—	
IOEN         I/O Enable Pin          4.0         1.0         1.15         2.0         SCLK           CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access Low to High         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           BMS         Boot Memory Select          0.5         2.0         0.75         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         0.75         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.0         0.75         2.0         SCLK <sup>5</sup>			—	—					
CPA         Core Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DPA         Core Priority Access Low to High         1.5         0.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           BMS         Boot Memory Select          4.0         1.0         0.75         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins          4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.5           -			—	—					
DPA         Core Priority Access Low to High         1.5         0.5         29.5         2.0         0.75         2.0         SCLK           DPA         DMA Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DMA Priority Access Low to High         1.5         0.5         29.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select           4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.5              SCLK <sup>5</sup>				—					
DPA         DMA Priority Access High to Low         1.5         0.5         4.0         1.0         0.75         2.0         SCLK           DMA Priority Access Low to High         1.5         0.5         29.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select          4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3, 4</sup> Global Reset Pin         1.5         2.5            SCLK <sup>5</sup>	СРА								
DMA Priority Access Low to High         1.5         0.5         29.5         2.0         0.75         2.0         SCLK           BMS         Boot Memory Select          4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3,4</sup> Global Reset Pin         1.5         2.5            SCLK <sup>5</sup>									
BMS         Boot Memory Select          4.0         1.0         1.15         2.0         SCLK           FLAG3-0 <sup>2</sup> FLAG Pins           4.0         1.0         1.15         2.0         SCLK           RST_IN <sup>3, 4</sup> Global Reset Pin         1.5         2.5            SCLK <sup>5</sup>	DPA								
FLAG3-02FLAG Pins4.01.01.152.0SCLKRST_IN3,4Global Reset Pin1.52.5SCLK5		-	1.5	0.5					
RST_IN <sup>3, 4</sup> Global Reset Pin         1.5         2.5           SCLK <sup>5</sup>		-	—	—					
			—	—	4.0	1.0	1.15	2.0	
					—	—	—	—	
	TMS	Test Mode Select (JTAG)	1.5	0.5	—	-	—	—	ТСК
TDI         Test Data Input (JTAG)         1.5         0.5         —         —         —         —         TCK			1.5	0.5	—	-			
TDO         Test Data Output (JTAG)         —         —         4.0         1.0         0.75         2.0         TCK <sup>6</sup>		-	—	—	4.0	1.0	0.75	2.0	
TRST <sup>3, 4</sup> Test Reset (JTAG)         1.5         0.5           TCK		Test Reset (JTAG)	1.5	0.5	-	-	—	-	ТСК
$\overline{EMU}^7$ Emulation High to Low5.52.01.154.0TCK or SCLK		Emulation High to Low	—	-	5.5	2.0	1.15	4.0	TCK or SCLK
ID2–0 <sup>8</sup> Static Pins—Must Be Constant — — — — — — — — — —	ID2-0 <sup>8</sup>	Static Pins—Must Be Constant	—	-	-	-	—	-	—
CONTROLIMP1-0 <sup>8</sup> Static Pins—Must Be Constant       —        D       D       D<	CONTROLIMP1-0 <sup>8</sup>	Static Pins—Must Be Constant	—	—	—	—	—	—	—

#### Table 29. AC Signal Specifications (Continued)

(All values in	n this table are i	n nanoseconds.)
----------------	--------------------	-----------------

Name	Description	Input Setup (Min)	Input Hold (Min)	Output Valid (Max)	Output Hold (Min)	Output Enable (Min) <sup>1</sup>	Output Disable (Max) <sup>1</sup>	Reference Clock
DS2-0 <sup>8</sup>	Static Pins—Must Be Constant	—	—	—	—	—	—	—
SCLKRAT2-0 <sup>8</sup>	Static Pins—Must Be Constant	—	—	—	—	—	—	—
ENEDREG	Static Pins—Must Be Connected to V <sub>ss</sub>	—	—	—	—	—	—	—
STRAP SYS <sup>9, 10</sup>	Strap Pins	1.5	0.5	—	—	—		SCLK
JTAG SYS <sup>11, 12</sup>	JTAG System Pins	+2.5	+10.0	+12.0	-1.0	—	—	ТСК

<sup>1</sup>The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave access boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

<sup>2</sup> For input specifications on FLAG3–0 pins, see Table 21.

<sup>3</sup> These input pins are asynchronous and therefore do not need to be synchronized to a clock reference.

<sup>4</sup> For additional requirement details, see Reset and Booting on Page 9.

<sup>5</sup> RST\_IN clock reference is the falling edge of SCLK.

<sup>6</sup> TDO output clock reference is the falling edge of TCK.

<sup>7</sup> Reference clock depends on function.

 $^8$  These pins may change only during reset; recommend connecting it to  $V_{\text{DD}\_\text{IO}}/V_{\text{SS}}.$ 

<sup>9</sup> STRAP pins include: BMS, BM, BUSLOCK, TMR0E, L1BCMPO, L2BCMPO, and L3BCMPO.

<sup>10</sup>Specifications applicable during reset only.

<sup>11</sup>JTAG system pins include: RST\_IN, RST\_OUT, POR\_IN, IRQ3-0, DMAR3-0, HBR, BOFF, MSI-0, MSH, SDCKE, LDQM, HDQM, BMS, IOWR, IORD, BM, EMU, SDA10, IOEN, BUSLOCK, TMR0E, DATA63-0, ADDR31-0, RD, WRL, WRH, BRST, MSSD3-0, RAS, CAS, SDWE, HBG, BR7-0, FLAG3-0, L0DATOP3-0, L0DATON3-0, L1DATOP3-0, L1DATOP3-0, L2DATOP3-0, L3DATOP3-0, L3DATOP3-0, L3DATON3-0, L0CLKOUTP, L0CLKOUTP, L1CLKOUTP, L1CLKOUTP, L2CLKOUTP, L2CLKOUTN, L3CLKOUTP, L3CLKOUTN, L0ACKI, L1ACKI, L2ACKI, L3ACKI, L0DATIP3-0, L0DATIN3-0, L1DATIN3-0, L1DATIN3-0, L2DATIP3-0, L2DATIN3-0, L3DATIN3-0, L3DATIN3-0, L3DATIP3-0, L2DATIN3-0, L3DATIN3-0, L3D

<sup>12</sup>JTAG system output timing clock reference is the falling edge of TCK.




Figure 15. General AC Parameters Timing

## Link Port Low Voltage, Differential-Signal (LVDS) Electrical Characteristics, and Timing

Table 30 and Table 31 with Figure 16 provide the electrical characteristics for the LVDS link ports. The LVDS link port signal definitions represent all differential signals with a  $V_{OD} = 0$  V level and use signal naming without N (negative) and P (positive) suffixes (see Figure 17).

### Table 30. Link Port LVDS Transmit Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output Voltage High, $V_{O_P}$ or $V_{O_N}$	$R_L = 100 \Omega$		1.85	V
V <sub>OL</sub>	Output Voltage Low, $V_{O_P}$ or $V_{O_N}$	$R_L = 100 \ \Omega$	0.92		V
V <sub>OD</sub>	Output Differential Voltage	$R_L = 100 \ \Omega$	300	650	mV
l <sub>os</sub>	Short-Circuit Output Current	$V_{O_{P}}$ or $V_{O_{N}} = 0 V$		+5/- 55	mA
		$V_{OD} = 0 V$		±10	mA
V <sub>OCM</sub>	Common-Mode Output Voltage		1.20	1.50	V

### Table 31. Link Port LVDS Receive Electrical Characteristics

Parameter	Description	<b>Test Conditions</b>	Min	Max	Unit
V <sub>ID</sub>	Differential Input Voltage	$t_{LDIS}/t_{LDIH} \ge 0.20 \text{ ns}$	250	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.25 \text{ ns}$	217	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.30 \text{ ns}$	206	850	mV
		$t_{LDIS}/t_{LDIH} \ge 0.35 \text{ ns}$	195	850	mV
VICM	Common-Mode Input Voltage		0.6	1.57	V



Figure 16. Link Ports—Transmit Electrical Characteristics




Figure 17. Link Ports—Signals Definition

### Link Port—Data Out Timing

Table 32 with Figure 18, Figure 19, Figure 20, Figure 21, Figure 22, and Figure 23 provide the data out timing for the LVDS link ports.

### Table 32. Link Port—Data Out Timing

Parameter	Description	Min	Max	Unit
Outputs				
t <sub>REO</sub>	Rising Edge (Figure 19)		350	ps
t <sub>FEO</sub>	Falling Edge (Figure 19)		350	ps
t <sub>LCLKOP</sub>	LxCLKOUT Period (Figure 18)	Greater of 2.0 or $0.9 \times LCR \times t_{CCLK}^{1,2,3}$	Smaller of 12.5 or $1.1 \times LCR \times t_{CCLK}^{1, 2, 3}$	ns
t <sub>LCLKOH</sub>	LxCLKOUT High (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t <sub>LCLKOL</sub>	LxCLKOUT Low (Figure 18)	$0.4 \times t_{LCLKOP}^{1}$	$0.6 \times t_{LCLKOP}^{1}$	ns
t <sub>COJT</sub>	LxCLKOUT Jitter (Figure 18)		±150 <sup>4, 5, 6</sup> ±250 <sup>7</sup>	ps ps
t <sub>LDOS</sub>	LxDATO Output Setup (Figure 20)	$0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{1, 4, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{1, 5, 6, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.30 \times \ t_{CCLK} \ ^{1, \ 7, \ 8}$		ns
t <sub>LDOH</sub>	LxDATO Output Hold (Figure 20)	$0.25 \times LCR \times t_{CCLK} - 0.10 \times t_{CCLK}^{1,  4,  8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.15 \times t_{CCLK}^{1, 5, 6, 8}$		ns
		$0.25 \times LCR \times t_{CCLK} - 0.30 \times t_{CCLK}$ <sup>1, 7, 8</sup>		ns
t <sub>lackid</sub>	Delay from LxACKI rising edge to first transmission clock edge (Figure 21)		$16 \times LCR \times t_{CCLK}^{1,2}$	ns
t <sub>BCMPOV</sub>	LxBCMPO Valid (Figure 21)		$2 \times LCR \times t_{CCLK}^{1, 2}$	ns
t <sub>BCMPOH</sub>	LxBCMPO Hold (Figure 22)	$3 \times TSW - 0.5^{1,9}$		ns
Inputs				
t <sub>LACKIS</sub>	LxACKI low setup to guarantee that the transmitter stops transmitting (Figure 22) LxACKI high setup to guarantee that the transmitter continues its transmission without any interruption			
	(Figure 23)	$16 \times LCR \times t_{CCLK}^{1,2}$		ns
<b>t</b> <sub>LACKIH</sub>	LxACKI High Hold Time (Figure 23)	0.51		ns

<sup>1</sup>Timing is relative to the 0 differential voltage ( $V_{OD} = 0$ ).

 $^2$  LCR (link port clock ratio) = 1, 1.5, 2, or 4.  $t_{\rm CCLK}$  is the core period.

 $^{3}$  For the cases of t<sub>LCLKOP</sub> = 2.0 ns and t<sub>LCLKOP</sub> = 12.5 ns, the effect of t<sub>COJT</sub> specification on output period must be considered.

 ${}^{4}LCR = 1.$ 

<sup>5</sup> LCR= 1.5.

<sup>6</sup> LCR= 2.

 $^{7}$  LCR= 4.

 $^8$  The  $t_{\rm LDOS}$  and  $t_{\rm LDOH}$  values include LCLKOUT jitter.

 $^9$  TSW is a short-word transmission period. For a 4-bit link, it is  $2 \times LCR \times t_{CCLK}$ . For a 1-bit link, it is  $8 \times LCR \times t_{CCLK}$  ns.




Figure 18. Link Ports—Output Clock





Figure 19. Link Ports—Differential Output Signals Transition Time



*Figure 20. Link Ports—Data Output Setup and Hold*<sup>1</sup> These parameters are valid for both clock edges.




Figure 21. Link Ports—Transmission Start






Figure 22. Link Ports—Transmission End and Stops






### Link Port—Data In Timing


Table 33 with Figure 24 and Figure 25 provide the data in timing for the LVDS link ports.

### Table 33. Link Port—Data In Timing

Parameter	Description	Min	Max	Unit
Inputs				
t <sub>LCLKIP</sub>	LxCLKIN Period (Figure 25)	Greater of 1.8		
		or $0.9 \times t_{CCLK}^{1}$	12.5	ns
t <sub>LDIS</sub>	LxDATI Input Setup (Figure 25)	0.20 <sup>1, 2</sup>		ns
		0.25 <sup>1, 3</sup>		ns
		0.30 <sup>1, 4</sup>		ns
		0.35 <sup>1, 5</sup>		ns
t <sub>LDIH</sub>	LxDATI Input Hold (Figure 25)	0.20 <sup>1, 2</sup>		ns
		0.25 <sup>1, 3</sup>		ns
		0.30 <sup>1,4</sup>		ns
		0.35 <sup>1,5</sup>		ns
t <sub>BCMPIS</sub>	LxBCMPI Setup (Figure 24)	$2 \times t_{LCLKIP}^{1}$		ns
t <sub>BCMPIH</sub>	LxBCMPI Hold (Figure 24)	$2 \times t_{LCLKIP}^{1}$		ns

 $\label{eq:VD} \begin{array}{l} \label{eq:VD} \frac{1}{2} |V_{\rm ID}| = 250 \mbox{ mV} \\ \frac{2}{3} |V_{\rm ID}| = 250 \mbox{ mV} \\ \frac{3}{3} |V_{\rm ID}| = 217 \mbox{ mV} \\ \frac{4}{3} |V_{\rm ID}| = 206 \mbox{ mV} \\ \frac{5}{3} |V_{\rm ID}| = 195 \mbox{ mV} \end{array}$ 








Figure 25. Link Ports—Data Input Setup and Hold<sup>1</sup>

<sup>1</sup> These parameters are valid for both clock edges.

# **OUTPUT DRIVE CURRENTS**

Figure 26 through Figure 33 show typical I–V characteristics for the output drivers of the ADSP-TS201S processor. The curves in these diagrams represent the current drive capability of the output drivers as a function of output voltage over the range of drive strengths. Typical drive currents for intermediate temperatures (such as 85°C) should be obtained from the curves using linear interpolation. For complete output driver characteristics, refer to the DSP's IBIS models, available on the Analog Devices website (www.analog.com).




Figure 26. Typical Drive Currents at Strength 0




Figure 27. Typical Drive Currents at Strength 1




Figure 28. Typical Drive Currents at Strength 2




Figure 29. Typical Drive Currents at Strength 3




Figure 30. Typical Drive Currents at Strength 4




Figure 31. Typical Drive Currents at Strength 5




Figure 32. Typical Drive Currents at Strength 6




Figure 33. Typical Drive Currents at Strength 7

#### **TEST CONDITIONS**

The ac signal specifications (timing parameters) appear in Table 29 on Page 28. These include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in Figure 34.





Figure 34. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)


#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED\_DIS}$  and  $t_{DECAY}$  as shown in Figure 35. The time  $t_{MEASURED\_DIS}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.4 V.





#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The time for the voltage on the bus to ramp by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the drive current,  $I_D$ . This ramp time can be approximated by the following equation:

$$t_{RAMP} = (C_L \Delta V) / I_D$$

The output enable time  $t_{ENA}$  is the difference between  $t_{MEASURED\_ENA}$  and  $t_{RAMP}$  as shown in Figure 35. The time  $t_{MEASURED\_ENA}$  is the interval from when the reference signal switches to when the output voltage ramps  $\Delta V$  from the measured three-stated output level.  $t_{RAMP}$  is calculated with test load  $C_L$ , drive current  $I_D$ , and with  $\Delta V$  equal to 0.4 V.

#### **Capacitive Loading**

Output valid and hold are based on standard capacitive loads: 30 pF on all pins (see Figure 36). The delay and hold specifications given should be derated by a drive strength related factor for loads other than the nominal value of 30 pF. Figure 37 through Figure 44 show how output rise time varies with capacitance. Figure 45 graphically shows how output valid varies with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on Page 37.) The graphs of Figure 37 through Figure 45 may not be linear outside the ranges shown.




Figure 36. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 37. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{-}IO} = 2.5 V$ ) vs. Load Capacitance at Strength 0




Figure 38. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{-}IO} = 2.5 V$ ) vs. Load Capacitance at Strength 1




Figure 39. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{_{_{}}}} = 2.5 \text{ V}$ ) vs. Load Capacitance at Strength 2




Figure 40. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{_{}}D_{}} = 2.5 \text{ V}$ ) vs. Load Capacitance at Strength 3




Figure 41. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{_{}}JO} = 2.5 \text{ V}$ ) vs. Load Capacitance at Strength 4




Figure 42. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{_{}}}$  = 2.5 V) vs. Load Capacitance at Strength 5




Figure 43. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{_{}}JO} = 2.5 V$ ) vs. Load Capacitance at Strength 6




Figure 44. Typical Output Rise and Fall Time (10% to 90%,  $V_{DD_{-}IO} = 2.5 V$ ) vs. Load Capacitance at Strength 7




Figure 45. Typical Output Valid ( $V_{DD_{-}IO} = 2.5 V$ ) vs. Load Capacitance at Max Case Temperature and Strength 0 to 7<sup>1</sup>

<sup>1</sup> The line equations for the output valid vs. load capacitance are:

Strength 0: y = 0.1255x + 2.7873Strength 1: y = 0.0764x + 1.0492Strength 2: y = 0.0474x + 1.0806Strength 3: y = 0.0345x + 1.2329Strength 4: y = 0.0296x + 1.2064Strength 5: y = 0.0246x + 1.0944Strength 6: y = 0.0187x + 1.1005Strength 7: y = 0.0156x + 1.084

#### **ENVIRONMENTAL CONDITIONS**

The ADSP-TS201S processor is rated for performance under  $T_{CASE}$  environmental conditions specified in the Operating Conditions on Page 21.

#### **Thermal Characteristics**

The ADSP-TS201S processor is packaged in a 25 mm  $\times$  25 mm, thermally enhanced ball grid array (BGA\_ED). The ADSP-TS201S processor is specified for a case temperature (T<sub>CASE</sub>). To ensure that the T<sub>CASE</sub> data sheet specification is not exceeded, a heat sink and/or an air flow source may be required.

Table 34 shows the thermal characteristics of the 25 mm  $\times$  25 mm BGA\_ED package. All parameters are based on a JESD51-9 four-layer 2s2p board. All data are based on 3 W power dissipation.

### Table 34. Thermal Characteristics for 25 mm $\times$ 25 mm Package

Parameter	Condition	Typical	Unit	
$\theta_{JA}{}^1$	Airflow = $0 \text{ m/s}$	12.9 <sup>2</sup>	°C/W	
	Airflow = $1 \text{ m/s}$	10.2	°C/W	
	Airflow = $2 \text{ m/s}$	9.0	°C/W	
	Airflow = $3 \text{ m/s}$	8.0	°C/W	
$\theta_{JB}{}^3$	_	7.7	°C/W	
$\theta_{JC}{}^4$		0.7	°C/W	

 $^1\theta_{JA}$  measured per JEDEC standard JESD51-6.


 $^2\theta_{JA}^{0}$  = 12.9°C/W for 0 m/s is for vertically mounted boards. For horizontally mounted boards, use 17.0°C/W for 0 m/s.

 $^3\,\theta_{JB}$  measured per JEDEC standard JESD51-9.

 $^4\,\theta_{JC}$  measured by cold plate test method (no approved JEDEC standard).

### 576-BALL BGA\_ED PIN CONFIGURATIONS

Figure 46 shows a summary of pin configurations for the 576-ball BGA\_ED package and Table 35 lists the signal-to-ball assignments.



TOP VIEW

Figure 46. 576-Ball BGA\_ED Pin Configurations<sup>1</sup> (Top View, Summary)

<sup>1</sup> For a more detailed pin summary diagram, see the *EE-179: ADSP-TS201S System Design Guidelines* on the Analog Devices website (www.analog.com).

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
A1	V <sub>SS</sub>	B1	DATA53	C1	V <sub>SS</sub>	D1	DATA55
A2	DATA51	B2	V <sub>ss</sub>	C2	V <sub>SS</sub>	D2	DATA56
A3	V <sub>SS</sub>	B3	V <sub>ss</sub>	C3	V <sub>SS</sub>	D3	DATA54
A4	DATA49	B4	DATA50	C4	DATA52	D4	V <sub>ss</sub>
A5	DATA43	B5	DATA44	C5	DATA47	D5	DATA48
A6	DATA41	B6	DATA42	C6	DATA45	D6	DATA46
A7	DATA37	B7	DATA38	C7	DATA39	D7	DATA40
A8	DATA33	B8	DATA34	C8	DATA35	D8	DATA36
A9	DATA29	B9	DATA30	C9	DATA31	D9	DATA32
A10	DATA25	B10	DATA26	C10	DATA27	D10	DATA28
A11	DATA23	B11	DATA24	C11	DATA21	D11	DATA22
A12	DATA19	B12	DATA20	C12	DATA17	D12	DATA18
A13	DATA15	B13	DATA16	C13	V <sub>ss</sub>	D13	V <sub>ss</sub>
A14	DATA11	B14	DATA12	C14	DATA13	D14	DATA14
A15	DATA9	B15	DATA10	C15	DATA7	D15	DATA8
A16	DATA5	B16	DATA6	C16	DATA3	D16	DATA4
A17	DATA1	B17	DATA2	C17	АСК	D17	DATA0
A18	WRL	B18	WRH	C18	RD	D18	BRST
A19	ADDR30	B19	ADDR31	C19	ADDR26	D19	ADDR27
A20	ADDR28	B20	ADDR29	C20	ADDR24	D20	ADDR25
A21	ADDR22	B21	ADDR23	C21	ADDR20	D21	V <sub>ss</sub>
A22	V <sub>SS</sub>	B22	V <sub>SS</sub>	C22	V <sub>ss</sub>	D22	ADDR19
A23	ADDR21	B23	V <sub>ss</sub>	C23	V <sub>DD_IO</sub>	D23	ADDR17
A24	V <sub>SS</sub>	B24	ADDR18	C24	V <sub>DD_IO</sub>	D24	ADDR16
E1	DATA61	F1	DATA63	G1	MSSD1	H1	V <sub>SS</sub>
E2	DATA62	F2	MS1	G2	V <sub>ss</sub>	H2	MSH
E3	DATA57	F3	DATA59	G3	MS0	H3	MSSD3
E4	DATA58	F4	DATA60	G4	BMS	H4	SCLKRAT0
E5	V <sub>ss</sub>	F5	V <sub>DD_IO</sub>	G5	V <sub>ss</sub>	H5	V <sub>DD_IO</sub>
E6	V <sub>DD_IO</sub>	F6	V <sub>DD</sub>	G6	V <sub>DD</sub>	H6	V <sub>DD</sub>
E7	V <sub>ss</sub>	F7	V <sub>DD</sub>	G7	V <sub>DD</sub>	H7	V <sub>DD</sub>
E8	V <sub>DD_IO</sub>	F8	V <sub>DD</sub>	G8	V <sub>DD</sub>	H8	V <sub>SS</sub>
E9	V <sub>ss</sub>	F9	V <sub>DD</sub>	G9	V <sub>DD</sub>	H9	V <sub>ss</sub>
E10	V <sub>DD_IO</sub>	F10	V <sub>DD</sub>	G10	V <sub>DD</sub>	H10	V <sub>SS</sub>
E11	V <sub>DD_IO</sub>	F11	V <sub>DD_DRAM</sub>	G11	V <sub>DD_DRAM</sub>	H11	V <sub>SS</sub>
E12	V <sub>DD_IO</sub>	F12	V <sub>DD_DRAM</sub>	G12	V <sub>DD_DRAM</sub>	H12	V <sub>SS</sub>
E13	V <sub>DD_IO</sub>	F13	V <sub>DD</sub>	G13	V <sub>DD</sub>	H13	V <sub>ss</sub>
E14	V <sub>DD_IO</sub>	F14	V <sub>DD</sub>	G14	V <sub>DD</sub>	H14	V <sub>ss</sub>
E15	V <sub>DD_IO</sub>	F15	V <sub>DD_DRAM</sub>	G15	V <sub>DD_DRAM</sub>	H15	V <sub>ss</sub>
E16	V <sub>ss</sub>	F16	V <sub>DD_DRAM</sub>	G16	V <sub>DD_DRAM</sub>	H16	V <sub>ss</sub>
E17	V <sub>DD_IO</sub>	F17	V <sub>DD</sub>	G17	V <sub>DD</sub>	H17	V <sub>ss</sub>
E18	V <sub>SS</sub>	F18	V <sub>DD</sub>	G18	V <sub>DD</sub>	H18	V <sub>DD</sub>
E19	V <sub>DD_IO</sub>	F19	V <sub>DD</sub>	G19	V <sub>DD</sub>	H19	V <sub>DD</sub>
E20	V <sub>SS</sub>	F20	V <sub>DD_IO</sub>	G20	V <sub>DD_IO</sub>	H20	V <sub>DD_IO</sub>
E21	ADDR15	F21	ADDR13	G21	ADDR7	H21	ADDR3
E22	ADDR14	F22	ADDR12	G22	ADDR6	H22	ADDR2
E23	ADDR11	F23	ADDR9	G23	ADDR5	H23	ADDR1
E24	ADDR10	F24	ADDR8	G24	ADDR4	H24	ADDR0

Table 35. 576-Ball (25 mm  $\times$  25 mm) BGA\_ED Ball Assignments

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
J1	RAS	K1	SDA10	L1	SDWE	M1	BR3
J2	CAS	K2	SDCKE	L2	BRO	M2	SCLKRAT1
J3	V <sub>ss</sub>	К3	LDQM	L3	BR1	M3	BR5
J4	V <sub>REF</sub>	K4	HDQM	L4	BR2	M4	BR6
J5	V <sub>SS</sub>	K5	V <sub>DD_IO</sub>	L5	V <sub>DD_IO</sub>	M5	V <sub>DD_IO</sub>
J6	V <sub>DD</sub>	K6	V <sub>DD</sub>	L6	V <sub>DD</sub>	M6	V <sub>DD</sub>
J7	V <sub>DD</sub>	K7	V <sub>DD</sub>	L7	V <sub>DD</sub>	M7	V <sub>DD</sub>
J8	V <sub>SS</sub>	K8	V <sub>ss</sub>	L8	V <sub>SS</sub>	M8	V <sub>SS</sub>
J9	V <sub>SS</sub>	К9	V <sub>ss</sub>	L9	V <sub>SS</sub>	M9	V <sub>SS</sub>
J10	V <sub>SS</sub>	K10	V <sub>ss</sub>	L10	V <sub>SS</sub>	M10	V <sub>SS</sub>
J11	V <sub>SS</sub>	K11	V <sub>ss</sub>	L11	V <sub>SS</sub>	M11	V <sub>ss</sub>
J12	V <sub>SS</sub>	K12	V <sub>ss</sub>	L12	V <sub>SS</sub>	M12	V <sub>SS</sub>
J13	V <sub>ss</sub>	K13	V <sub>ss</sub>	L13	V <sub>SS</sub>	M13	V <sub>ss</sub>
J14	V <sub>SS</sub>	K14	V <sub>ss</sub>	L14	V <sub>SS</sub>	M14	V <sub>SS</sub>
J15	V <sub>SS</sub>	K15	V <sub>ss</sub>	L15	V <sub>SS</sub>	M15	V <sub>SS</sub>
J16	V <sub>SS</sub>	K16	V <sub>SS</sub>	L16	V <sub>SS</sub>	M16	V <sub>SS</sub>
J17	V <sub>SS</sub>	K17	V <sub>SS</sub>	L17	V <sub>SS</sub>	M17	V <sub>SS</sub>
J18	V <sub>DD</sub>	K17		L18	V <sub>DD_DRAM</sub>	M18	V <sub>DD</sub>
J19	V <sub>DD</sub>	K10 K19	V <sub>DD_DRAM</sub>	L19		M19	V <sub>DD</sub>
J20	V <sub>DD</sub> V <sub>SS</sub>	K19 K20	V <sub>DD_DRAM</sub>	L19 L20	V <sub>DD_DRAM</sub>	M19 M20	
J20 J21	V <sub>SS</sub> L0ACKO	K20 K21		L20		M20 M21	V <sub>DD_IO</sub>
J21 J22		K21 K22	L0DATI1_N L0DATI1_P	L21	LODATI3_N	M21 M22	V <sub>SS</sub>
J22 J23	LODATIO_N	K22 K23	_	L22 L23	LODATI3_P	M22 M23	V <sub>SS</sub>
					LODATI2_N		LODATO3_N
J24 N1	LODATIO_P ID0	K24 P1	LOCLKINP SCLK	L24 R1	L0DATI2_P	M24 T1	LODATO3_P
N1 N2		P1 P2	SCLK_VREF	R2	V <sub>ss</sub> NC (SCLK) <sup>1</sup>	T2	RST_IN SCLKRAT2
	V <sub>ss</sub>			R2 R3		T2 T3	BR4
N3	V <sub>DD_A</sub>	P3	V <sub>SS</sub> BM		NC (SCLK_VREF) <sup>1</sup>		
N4	V <sub>DD_A</sub>	P4		R4	BR7	T4	DS0
N5	V <sub>DD_IO</sub>	P5	V <sub>DD_IO</sub>	R5	V <sub>DD_IO</sub>	T5	V <sub>SS</sub>
N6	V <sub>DD</sub>	P6	V <sub>DD</sub>	R6	V <sub>DD</sub>	T6	V <sub>DD</sub>
N7	V <sub>DD</sub>	P7	V <sub>DD</sub>	R7	V <sub>DD</sub>	T7	V <sub>DD</sub>
N8	V <sub>SS</sub>	P8	V <sub>ss</sub>	R8	V <sub>ss</sub>	T8	V <sub>SS</sub>
N9	V <sub>SS</sub>	P9	V <sub>ss</sub>	R9	V <sub>ss</sub>	T9	V <sub>ss</sub>
N10	V <sub>SS</sub>	P10	V <sub>ss</sub>	R10	V <sub>ss</sub>	T10	V <sub>SS</sub>
N11	V <sub>SS</sub>	P11	V <sub>ss</sub>	R11	V <sub>SS</sub>	T11	V <sub>SS</sub>
N12	V <sub>SS</sub>	P12	V <sub>ss</sub>	R12	V <sub>SS</sub>	T12	V <sub>ss</sub>
N13	V <sub>SS</sub>	P13	V <sub>ss</sub>	R13	V <sub>SS</sub>	T13	V <sub>ss</sub>
N14	V <sub>SS</sub>	P14	V <sub>ss</sub>	R14	V <sub>SS</sub>	T14	V <sub>ss</sub>
N15	V <sub>ss</sub>	P15	V <sub>SS</sub>	R15	V <sub>SS</sub>	T15	V <sub>ss</sub>
N16	V <sub>ss</sub>	P16	V <sub>ss</sub>	R16	V <sub>ss</sub>	T16	V <sub>SS</sub>
N17	V <sub>SS</sub>	P17	V <sub>SS</sub>	R17	V <sub>SS</sub>	T17	V <sub>ss</sub>
N18	V <sub>DD</sub>	P18	V <sub>DD_DRAM</sub>	R18	V <sub>DD_DRAM</sub>	T18	V <sub>DD</sub>
N19	V <sub>DD</sub>	P19	V <sub>DD_DRAM</sub>	R19	V <sub>DD_DRAM</sub>	T19	V <sub>DD</sub>
N20	V <sub>DD_IO</sub>	P20	V <sub>DD_IO</sub>	R20	V <sub>DD_IO</sub>	T20	V <sub>SS</sub>
N21	L0DATO2_N	P21	L0DATO1_N	R21	NC	T21	L1DATI0_N
N22	L0DATO2_P	P22	L0DATO1_P	R22	V <sub>SS</sub>	T22	L1DATI0_P
N23	LOCLKON	P23	L0DATO0_N	R23	LOBCMPO	T23	L1ACKO
N24	LOCLKOP	P24	L0DATO0_P	R24	LOACKI	T24	L1BCMPI

Table 35. 576-Ball (25 mm  $\times$  25 mm) BGA\_ED Ball Assignments (Continued)

Ball No.	-	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	
U1	MSSD0	V1	MSSD2	W1	CONTROLIMPO	Y1	EMU	
U2	RST_OUT	V2	DS2	W2	ENEDREG	Y2	ТСК	
U3	ID2	V3	POR_IN	W3	TDI	Y3	TMROE	
U4	DS1	V4	CONTROLIMP1	W4	TDO	Y4	FLAG3	
U5	V <sub>DD_IO</sub>	V5	V <sub>SS</sub>	W5	V <sub>DD_IO</sub>	Y5	V <sub>SS</sub>	
U6	V <sub>DD</sub>	V6	V <sub>DD</sub>	W6	V <sub>DD</sub>	Y6	V <sub>DD_IO</sub>	
U7	V <sub>DD</sub>	V7	V <sub>DD</sub>	W7	V <sub>DD</sub>	Y7	V <sub>SS</sub>	
U8	V <sub>ss</sub>	V8	V <sub>DD</sub>	W8	V <sub>DD</sub>	Y8	V <sub>DD_IO</sub>	
U9	V <sub>ss</sub>	V9	V <sub>DD</sub>	W9	V <sub>DD</sub>	Y9	V <sub>SS</sub>	
U10	V <sub>DD</sub>	V10	V <sub>DD</sub>	W10	V <sub>DD</sub>	Y10	V <sub>DD_IO</sub>	
U11	V <sub>DD_DRAM</sub>	V11	V <sub>DD_DRAM</sub>	W11	V <sub>DD_DRAM</sub>	Y11	V <sub>DD_IO</sub>	
U12	V <sub>ss</sub>	V12	V <sub>DD_DRAM</sub>	W12	V <sub>DD_DRAM</sub>	Y12	V <sub>DD_IO</sub>	
U13	V <sub>ss</sub>	V13	V <sub>DD</sub>	W13	V <sub>DD</sub>	Y13	V <sub>DD_IO</sub>	
U14	V <sub>ss</sub>	V14	V <sub>DD</sub>	W14	V <sub>DD</sub>	Y14	V <sub>DD_IO</sub>	
U15	V <sub>SS</sub>	V15	V <sub>DD_DRAM</sub>	W15	V <sub>DD_DRAM</sub>	Y15	V <sub>DD_IO</sub>	
U16	V <sub>SS</sub>	V16	V <sub>DD_DRAM</sub>	W16	V <sub>DD_DRAM</sub>	Y16	V <sub>SS</sub>	
U17	V <sub>SS</sub>	V17	V <sub>DD</sub>	W17	V <sub>DD</sub>	Y17	V <sub>DD_IO</sub>	
U18	V <sub>DD</sub>	V18	V <sub>DD</sub>	W18	V <sub>DD</sub>	Y18	V <sub>SS</sub>	
U19	V <sub>DD</sub>	V19	V <sub>DD</sub>	W19	V <sub>DD</sub>	Y19	V <sub>DD_IO</sub>	
U20	V <sub>DD_IO</sub>	V20	V <sub>DD_IO</sub>	W20	V <sub>DD_IO</sub>	Y20	V <sub>ss</sub>	
U21	L1CLKINN	V21	L1DATI3_N	W21	L1CLKON	Y21	L1DATO1_N	
U22	L1CLKINP	V22	L1DATI3_P	W22	L1CLKOP	Y22	L1DATO1_P	
U23	L1DATI1_N	V23	L1DATI2_N	W23	L1DATO3_N	Y23	L1DATO2_N	
U24	L1DATI1_P	V24	L1DATI2_P	W24	L1DATO3_P	Y24	L1DATO2_P	
AA1	FLAG2	AB1	V <sub>ss</sub>	AC1	FLAG0	AD1	V <sub>ss</sub>	
AA2	FLAG1	AB2	V <sub>ss</sub>	AC2	V <sub>ss</sub>	AD2	ID1	
AA3	IRQ3	AB3	V <sub>ss</sub>	AC3	V <sub>DD_IO</sub>	AD3	V <sub>DD_IO</sub>	
AA4	V <sub>SS</sub>	AB4	NC	AC4	TMS	AD4	TRST	
AA5	IRQO	AB5	IRQ2	AC5	IOWR	AD5	IORD	
AA6	IOEN	AB6	IRQ1	AC6	DMAR2	AD6	DMAR3	
AA7	DMARO	AB7	DMAR1	AC7		AD7	DPA	
AA8	HBR	AB8	HBG	AC8	BOFF	AD8	BUSLOCK	
AA9	L3BCMPO	AB9	L3ACKI	AC9	L3DATO0_N	AD9	L3DATO0_P	
AA10	L3DATO1_N	AB10	L3DATO1_P	AC10	L3CLKON	AD10	L3CLKOP	
AA11	L3DATO3_N	AB11	L3DATO3_P	AC11	L3DATO2_N	AD11	L3DATO2_P	
AA12	V <sub>ss</sub>	AB12	$V_{ss}$	AC12	L3DATI3_N	AD12	L3DATI3_P	
AA12	L3DATI2_N	AB12 AB13	L3DATI2_P	AC12	L3CLKINN	AD12 AD13	L3CLKINP	
AA14	L3DATI1_N	AB13 AB14	L3DATI1_P	AC14	L3DATIO_N	AD13	L3DATIO_P	
AA14 AA15	NC	AB14 AB15	V <sub>ss</sub>	AC14 AC15	L3ACKO	AD14 AD15	L3BCMPI	
AA15 AA16	L2DATO0_N	AB15 AB16	v <sub>ss</sub> L2DATO0_P	AC15 AC16	L2BCMPO	AD15 AD16	L2ACKI	
AA10 AA17	L2CLKON	AB10 AB17	L2CLKOP	AC18 AC17	L2DATO1_N	AD18 AD17	L2DATO1_P	
AA17 AA18	L2CLKON L2DATO3_N	AB17 AB18	L2DATO3_P	AC17 AC18	L2DATO1_N L2DATO2_N	AD17 AD18	L2DATO2_P	
			L2CLKINP	AC18 AC19	L2DATI3_N	AD18 AD19		
AA19	L2CLKINN	AB19					L2DATI3_P	
AA20	L2DATI1_N	AB20	L2DATI1_P	AC20	L2DATI2_N	AD20	L2DATI2_P	
AA21		AB21	L2ACKO	AC21	L2DATI0_N	AD21	L2DATI0_P	
AA22		AB22	V <sub>ss</sub>	AC22	V <sub>DD_IO</sub>	AD22		
AA23	L1DATO0_N	AB23	V <sub>DD_IO</sub>	AC23	V <sub>ss</sub>	AD23	L2BCMPI	
AA24	L1DATO0_P	AB24	V <sub>DD_IO</sub>	AC24	L1ACKI	AD24	V <sub>SS</sub>	

Table 35. 576-Ball (25 mm × 25 mm) BGA\_ED Ball Assignments (Continued)

<sup>1</sup> On revision 1.x silicon, the R2 and R3 balls are NC. On revision 0.x silicon, the R2 ball is SCLK, and the R3 ball is SCLK\_V<sub>REF</sub>. For more information on SCLK and SCLK\_V<sub>REF</sub> on revision 0.x silicon, see the *EE-179: ADSP-TS20x TigerSHARC System Design Guidelines* on the Analog Devices website (*www.analog.com*).

### **OUTLINE DIMENSIONS**

The ADSP-TS201S processor is available in a 25 mm × 25 mm, 576-ball metric thermally enhanced ball grid array (BGA\_ED) package with 24 rows of balls (BP-576).




Figure 47. 576-Ball BGA\_ED (BP-576)

#### SURFACE MOUNT DESIGN

Table 36 is provided as an aid to PCB design. For industrystandard design recommendations, refer to IPC-7351, *Generic Requirements for Surface Mount Design and Land Pattern Standard*.

Table 36.	<b>BGA Data for</b>	<sup>•</sup> Use with Surface Mount Design
-----------	---------------------	--

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size	
576-Ball BGA_ED (BP-576)	Nonsolder Mask Defined (NSMD)	0.69 mm diameter	0.56 mm diameter	

### **ORDERING GUIDE**

Model	Temperature Range <sup>1</sup>	Instruction Rate <sup>2</sup>	On-Chip DRAM	Operating Voltage	Package Option	Package Description
ADSP-TS201SABP-060	–40°C to +85°C	600 MHz	24M bit	$1.20 V_{DD}$ , $2.5 V_{DD_{-IO}}$ , $1.6 V_{DD_{-DRAM}}$	BP-576	576-Ball BGA_ED
ADSP-TS201SABP-050	–40°C to +85°C	500 MHz	24M bit	$1.05 V_{DD}$ , $2.5 V_{DD_{-IO}}$ , $1.5 V_{DD_{-DRAM}}$	BP-576	576-Ball BGA_ED
ADSP-TS201SYBP-050	-40°C to +105°C	500 MHz	24M bit	$1.05 V_{DD}$ , $2.5 V_{DD_{-IO}}$ , $1.5 V_{DD_{-DRAM}}$	BP-576	576-Ball BGA_ED
ADSP-TS201SABPZ060 <sup>3</sup>	–40°C to +85°C	600 MHz	24M bit	$1.20 V_{DD}$ , $2.5 V_{DD_{-}IO}$ , $1.6 V_{DD_{-}DRAM}$	BP-576	576-Ball BGA_ED
ADSP-TS201SABPZ050 <sup>3</sup>	–40°C to +85°C	500 MHz	24M bit	$1.05 V_{DD}$ , $2.5 V_{DD_{-IO}}$ , $1.5 V_{DD_{-DRAM}}$	BP-576	576-Ball BGA_ED
ADSP-TS201SYBPZ050 <sup>3</sup>	-40°C to +105°C	500 MHz	24M bit	$1.05 V_{DD}$ , $2.5 V_{DD_{-IO}}$ , $1.5 V_{DD_{-DRAM}}$	BP-576	576-Ball BGA_ED

<sup>1</sup> Represents case temperature. <sup>2</sup> The instruction rate is the same as the internal processor core clock (CCLK) rate. <sup>3</sup> Z = Pb-free part.



www.analog.com

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04324-0-11/06(C)



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.