

# **CY7C4121KV13/CY7C4141KV13**

# 144-Mbit QDR™-IV HP SRAM

### **Features**

- 144-Mbit density (8 M  $\times$  18, 4 M  $\times$  36)
- Total Random Transaction Rate <sup>[[1\]](#page-0-0)</sup> of 1334 MT/s
- Maximum operating frequency of 667 MHz
- Read latency of 5.0 clock cycles and write latency of 3.0 clock cycles
- Two-word burst on all accesses
- Dual independent bidirectional data ports ❐ Double data rate (DDR) data ports ❐ Supports concurrent read/write transactions on both ports
- Single address port used to control both data ports ❐ DDR address signaling
- Single data rate (SDR) control signaling
- High-speed transceiver logic (HSTL) and stub series terminated logic (SSTL) compatible signaling (JESD8-16A compliant)
	- $\Box$  I/O V<sub>DDQ</sub> = 1.2 V ±50 mV or 1.25 V ±50 mV
- Pseudo open drain (POD) signaling (JESD8-24 compliant)  $\Box$  I/O V<sub>DDQ</sub> = 1.1 V ±50 mV or 1.2 V ±50 mV
- Core voltage  $\Box$  V<sub>DD</sub> = 1.3 V ±40 mV
- On-die termination (ODT)
- ❐ Programmable for clock, address/command, and data inputs
- Internal self-calibration of output impedance through ZQ pin
- Bus inversion to reduce switching noise and power ❐ Programmable on/off for address and data
- Address bus parity error protection
- Training sequence for per-bit deskew
- On-chip error correction code (ECC) to reduce soft error rate (SER)
- JTAG 1149.1 test access port (JESD8-26 compliant) ❐ 1.3 V LVCMOS signaling
- Available in 361-ball FCBGA Pb-free package (21 × 21 mm)

# **Configurations**

CY7C4121KV13 – 8 M × 18

CY7C4141KV13 – 4 M × 36

### <span id="page-0-1"></span>**Functional Description**

The QDR-IV HP (High-Performance) SRAM is high-performance memory device that has been optimized to maximize the number of random transactions per second by the use of two independent bidirectional data ports.

These ports are equipped with DDR interfaces and designated as port A and port B respectively. Accesses to these two data ports are concurrent and completely independent of each other. Access to each port is through a common address bus running at DDR. The control signals are running at SDR and determine if a read or write should be performed.

There are three types of differential clocks:

- ❐ (CK, CK#) for address and command clocking
- ❐ (DKA, DKA#, DKB, DKB#) for data input clocking
- ❐ (QKA, QKA#, QKB, QKB#) for data output clocking

Addresses for port A are latched on the rising edge of the input clock (CK), and addresses for port B are latched on the falling edge of the input clock (CK).

The QDR-IV HP SRAM device is offered in a two-word burst option and is available in ×18 and ×36 bus width configurations.

For a ×18 bus width configuration, there are 22 address bits, and for a ×36 bus width configuration, there are 21 address bits respectively.

An on-chip ECC circuitry detects and corrects all single-bit memory errors, including those induced by soft-error events, such as cosmic rays and alpha particles. The resulting SER of these devices is expected to be less than 0.01 FITs/Mb, a four-order-of-magnitude improvement over previous generation SRAMs.

For a complete list of related resources, [click here.](http://www.cypress.com/?rID=90796)

## **Selection Guide**



**Note**

<span id="page-0-0"></span>Random Transaction Rate (RTR) is defined as the number of fully random memory accesses (reads or writes) that can be performed on the memory. RTR is measured in million transactions per second.



# **Logic Block Diagram – CY7C4121KV13**





# **Logic Block Diagram – CY7C4141KV13**





# **Contents**







# <span id="page-4-0"></span>**Pin Configurations**

**Figure 1. 361-ball FCBGA pinout**

### **CY7C4121KV13 (8 M × 18)**





# **Pin Configurations** (continued)

**Figure 2. 361-ball FCBGA pinout**

**CY7C4141KV13 (4 M × 36)**





# <span id="page-6-0"></span>**Pin Definitions**





# **Pin Definitions** (continued)







### <span id="page-8-0"></span>**Functional Overview**

The QDR-IV HP SRAM is a two-word burst synchronous SRAM equipped with dual independent bidirectional data ports. The following sections describe the operation of QDR-IV HP SRAM.

#### <span id="page-8-1"></span>**Clocking**

There are three groups of clock signals: CK/CK#, DKx/DKx#, and QKx/QKx#, where x can be A or B, referring to the respective ports.

The CK/CK# clock is associated with the address and control pins: A[24:0], LDA#, LDB#, RWA#, RWB#. The CK/CK# transitions are centered with respect to the address and control signal transitions.

The DKx/DKx# clocks are associated with write data. The DKx/DKx# clocks are used as source-centered clocks for the DDR DQx and DINVx pins, when acting as inputs for the write data.

The QKx/QKx# clocks are associated with read data. The QKx/QKx# clocks are used as source-synchronous clocks for the DDR DQx and DINVx pins, when acting as outputs for the read data.

#### <span id="page-8-2"></span>**Command Cycles**

The QDR-IV HP SRAM read and write commands are driven by the control inputs (LDA#, LDB#, RWA#, and RWB#) and the Address Bus.

The port A control inputs (LDA# and RWA#) are sampled at the **rising** edge of the input clock. The port B control inputs (LDB# and RWB#) are sampled at the **falling** edge of the input clock.

#### *For port A:*

When LDA $# = 0$  and RWA $# = 1$ , a read operation is initiated.

When LDA $# = 0$  and RWA $# = 0$ , a write operation is initiated.

The address is sampled on the **rising** edge of the input clock.

#### *For port B:*

When LDB# = 0 and RWB# = 1, a read operation is initiated.

When LDB# = 0 and RWB# = 0, a write operation is initiated.

The address is sampled on the **falling** edge of the input clock.

#### <span id="page-8-3"></span>**Read and Write Data Cycles**

Read data is supplied to the DQA pins exactly five clock cycles from the **rising** edge of the CK signal, corresponding to the cycle where the read command was initiated. QVLDA is asserted one-half clock cycle prior to the first data word driven on the bus. It is deasserted one-half cycle prior to the last data word driven on the bus. Data outputs are tristated in the clock following the last data word.

Read data is supplied to the DQB pins exactly five clock cycles from the **falling** edge of the CK signal corresponding to the cycle that the read command was initiated. QVLDB is asserted one-half clock cycle prior to the first data word driven on the bus. It is deasserted one-half cycle prior to the last data word driven on the bus. Data outputs are tristated in the clock following the last data word.

Write data is supplied to the DQA pins exactly three clock cycles from the **rising** edge of the CK signal corresponding to the cycle where the write command was initiated.

Write data is supplied to the DQB pins exactly three clock cycles from the **falling** edge of the CK signal corresponding to the cycle where the write command was initiated.

#### <span id="page-8-4"></span>**Address and Data Bus Inversion**

To reduce simultaneous switching noise and I/O current, QDR-IV HP SRAM provides the ability to invert all address or data pins.

The AINV pin indicates whether the address bus, A[24:0], and the address parity bit, AP, is inverted. The address bus and parity bit are considered one group. The function of the AINV is controlled by the memory controller. However, the following rules should be used in the system design.

- For a  $\times$  36 configuration part, 21 address pins plus 1 parity bit are used for 22 signals in the address group.If the number of 0's in the address group is  $\geq$  11, AINV is set to 1 by the controller. As a result, no more than 11 pins may switch in the same direction during each bit time.
- For a × 18 data width part, 22 address pins plus 1 parity bit are used for 23 signals in the address group. If the number of 0's in the address group is  $\geq 12$ , AINV is set to 1 by the controller. As a result, no more than 12 pins may switch in the same direction during each bit time.

The DINVA and DINVB pins indicate whether the corresponding DQA and DQB pins are inverted.

- For a × 36 data width part, the data bus for each port is split into groups of 18 pins. Each 18-pin data group is guaranteed to be driving less than or equal to 10 pins low on any given cycle. If the number of 0's in the data group is  $\geq$ 10, DINV is set to 1. As a result, no more than 10 pins may switch in the same direction during each bit time.
- For a × 18 data width part, the data bus for each port is split into groups of nine pins. Each 9-pin data group is guaranteed to be driving less than or equal to five pins low on any given cycle. If the number of 0's in the data group is  $\geq$ 5, DINV is set to 1. As a result, no more than five pins may switch in the same direction during each bit time.

AINV, DINVA[1:0], DINVB[1:0] are all active high. When set to 1, the corresponding bus is inverted. If the data inversion feature is programmed to be OFF, then the DINVA/DINVB output bits will always be driven to 0.

These functions are programmable through the configuration registers and can be enabled or disabled for the address bus and the data bus independently.

During configuration register read and write cycles, the address inversion input is ignored and the data inversion output is always driven to 0 when register read data is driven on the data bus. Specifically, the register read data is driven on DQA[7:0] and the DINVA[0] bit is driven to 0. All other DQA/DQB data bits and DINVA/DINVB bits are tristated. In addition, the address parity input (AP) is ignored.



#### <span id="page-9-0"></span>**Address Parity**

The QDR-IV HP SRAM provides an address parity feature to provide integrity on the address bus. Two pins are provided to support this function: AP and PE#.

The AP pin is used to provide an even parity across the address pins.The value of AP is set so that the total number of 1's (including the AP bit) is even. The AP pin is a DDR input.

Internally, when an address parity error is detected, the access to the memory array is ignored if it was a write cycle. A read access continues normally even if an address parity error is detected.

Externally, the PE# pin is used to indicate that an address parity error has occurred. This pin is Active Low and is set to 0 within RL cycles after the address parity error is detected. It remains asserted until the error is cleared through the configuration registers.

The address parity function is optional and can be enabled or disabled in the configuration registers.

During configuration register read and write cycles, the address parity input is ignored. Parity is not checked during these cycles.

**Note** The memory controller should generate address parity based on the address bus first. Address inversion is done later on the address bus and address parity bit.

#### <span id="page-9-1"></span>**Port Enable**

The QDR-IV HP SRAM has two independent bidirectional data ports. However, some system designers may either choose to use only one port, or use one port as read-only and one port as write-only.

If a port is used in a unidirectional mode, disable the data clocks (DKx/DKx# or QKx/QKx#) to reduce EMI effects in the system. In addition, disable the corresponding control input (RWx#)l.

Port B may be programmed to be entirely disabled. If port B is not used, then the following must happen:

- The data clocks (DKB/DKB# and QKB/QKB#) and the control inputs (LDB# and RWB#) must be disabled.
- All data bus signals must be tristated. This includes DQB, DINVB, and QVLDB.
- All input signals related to port B can be left floating or tied to either 1 or 0 without any adverse effects on the port A operation.
- When port B is not used, all output signals related to port B are inactive.

A configuration register option is provided to specify if one of the ports is not used or is operating in a unidirectional mode.

#### <span id="page-9-2"></span>**On-Die Termination (ODT) Operation**

When enabled, the ODT circuits for the chip will be enabled during all NOP and write cycles. Only during read cycles is the ODT temporarily disabled as the read data is driven out.

Specifically, ODT is disabled one-half clock cycle before the first beat of the read data is driven on the data bus and remains disabled during the entire read operation. ODT is enabled again one-half clock cycle after the last beat of read data is driven on the data bus.

#### <span id="page-9-3"></span>**JTAG Operation**

The JTAG interface uses five signals, TRST#, TCK, TMS, TDI, and TDO. For normal JTAG operation, the use of TRST# is **not** optional for this device.

While in the JTAG mode, the following conditions are true:

■ ODT for all pins is disabled.

If the JTAG function is not used in the system, then TRST# pin must be tied to VDD and TCK input must be driven low or tied to VSS. TMS, TDI, and TDO may be left floating.

#### <span id="page-9-4"></span>**Power-Up and Reset**

The QDR-IV HP SRAM has specific power-up and reset requirements to guarantee reliable operation.

<span id="page-9-5"></span>*Power-Up Sequence*

- **■** Apply  $V_{DD}$  before  $V_{DDQ}$ .
- **■** Apply V<sub>DDQ</sub> before V<sub>REF</sub> or at the same time as V<sub>REF</sub>.

#### <span id="page-9-6"></span>*Reset Sequence*

Refer to the reset timing diagram [\(Figure 16 on page 40](#page-39-0)).

- 1. As the power comes up, all inputs may be in an undefined state, except RST# and TRST#, which must be LOW during tPWR.
- 2. The first signal that should be driven to the device is the input clock (CK/CK#), which may be unstable for the duration of tPWR.
- 3. After the input clock has stabilized, all the control inputs should be driven to a valid value as follows:
	- a.  $RST# = 0$
	- b.  $CFG# = 1$
	- c. LBK0# = 1
- d. LBK1# = 1
- e.  $LDA# = 1$
- f.  $LDB# = 1$
- 4. Reset should remain asserted, while all other control inputs deasserted, for a minimum time of 200  $\mu$ s (t<sub>RSS</sub>).
- 5. At the rising edge of reset, the address bits A[13:0] are sampled to load in the ODT values and Port Enable values. After reset, internal operations in the device may start. This may include operations, such as PLL initialization and resetting internal registers.
- 6. However, all external control signals must remain deasserted for a minimum time of 400000 clocks ( $t_{RSH}$ ). During this time all other signals (data and address busses) should be driven to a valid level. All inputs to the device should be driven to a valid level.
- 7. After this, the device is in the normal operating mode and ready to respond to control inputs.



Typically, after a reset sequence, the system starts to perform a training sequence, involving the steps outlined in the following section.

However, RST# may be asserted at any time by the system and the system may wish to initiate normal read/write operations after a reset sequence, without going through another training sequence. The chip should be able to accept normal read/write operations immediately following  $t_{RSH}$  after the deassertion of RST#.

#### *PLL Reset Operation*

The configuration registers contain a bit to reset the PLL. Operating the QDR-IV HP SRAM device without the PLL enabled is not supported—timing characteristics are not guaranteed when the PLL is disabled. However, this bit is intended to allow the system to reset the PLL locking circuitry.

Resetting the PLL is accomplished by first programming the PLL Reset bit to 1 to disable the PLL, and then programming the bit to 0 to enable the PLL. After these steps, the PLL will relock to the input clock. A wait time of tPLL is required.

#### <span id="page-10-0"></span>**Operation Modes**

The QDR-IV HP SRAM has three unique modes of operation:

- 1. Configuration
- 2. Loopback
- 3. Memory Access

These modes are defined by the level of the control signals CFG#, LBK0#, LBK1#, LDA#, LDB#.

It is intended that these operations are mutually exclusive. In other words, one operation mode cannot be performed simultaneously with another operation mode.

There is no priority given for inadvertently asserting the control signals at the wrong time. The internal chip behavior is not defined for improper control signal assertion. The system must strictly adhere to proper mode transitions, as defined in the following sections, for proper device operation.

#### *Configuration*

A configuration operation mode is entered when the CFG# signal is asserted. Memory Access or Loopback operations should not be performed for a minimum of 32 clocks prior to entering this mode.

While in this mode, the control signals LDB#, LBK0#, and LBK1# must not be asserted. However, LDA# is used to perform the actual Register Read and Write operations.

Memory Access or Loopback operations should not be performed for a minimum of 32 clocks after exiting this mode.

#### *Loopback*

A loopback operation mode is entered when the LBK0# and/or LBK1# signals are asserted. Memory Access or Configuration operations should not be performed for a minimum of 32 clocks prior to entering this mode.

Just after entering this mode, an additional 32 clocks are required before the part is ready to accept toggling valid inputs for training.

While in this mode, LDA# and LDB# may be toggled for training.

Memory Access or Configuration operations should not be performed for a minimum of 32 clocks after exiting this mode.

Data inversion is not used during the Loopback mode. Even if the configuration register has this feature enabled, it is temporarily ignored during the Loopback mode.

#### *Memory Access*

If the control signals CFG#, LBK0#, and LBK1# are not asserted, then the device is in the Memory Access mode. This mode is the normal operating mode of the device.

While in this mode, a memory access cycle is performed when the LDA# and/or LDB# signals are asserted. The control signals CFG#, LBK0#, and LBK1# must not be asserted when performing a memory access cycle.

A memory access should not be performed for a minimum of 32 clocks prior to leaving this mode.

#### <span id="page-10-1"></span>**Deskew Training Sequence**

The QDR-IV HP SRAM provides support that allows a memory controller to deskew signals for high-speed operation. The memory controller provides the deskew function, if deskew is desired. During the deskew operation, the QDR-IV HP SRAM operates in a loopback mode.

Refer to the loopback timing diagram [\(Figure 15 on page 39](#page-38-0)).

Deskew is achieved in three steps:

- 1. Control/address deskew
- 2. Read data deskew
- 3. Write data deskew

#### *Control/Address Deskew*

Assert LBK0# to 0 and/or LBK1# to 0

The following 39 signals are looped back:

- $\blacksquare$  DKA0, DKA0#, DKA1, DKA1#
- DKB0, DKB0#, DKB1, DKB1#
- LDA#, RWA#, LDB#, RWB#
- A[24:0], AINV, AP

The clock inputs DKA0, DKA0#, DKA1#, DKB0, DKB0#, DKB1, and DKB1# are free-running clock inputs and should be continuously running during the training sequence. In addition, a wait time of  $t_{PI}$  is needed.

Refer to [Table 1 on page 14](#page-13-3) for the loopback signal mapping.

For each pin that is looped back, the input pin is sampled on both the rising and falling edges using the input clock (CK/CK#).

The value output on the rising edge of the output clock (QKA/QKA#) will be the value that was sampled on the rising edge of the input clock.

The value output on the falling edge of the output clock (QKA/QKA#) will be the inverted value that was sampled on the falling edge of the input clock.

The delay from the input pins to the DQA outputs is  $t_{\text{B}}$ , which is 16 clocks.





#### *Read Data Deskew*

At this time, the address, control, and data input clocks are already deskewed.

Read data deskew requires a training pattern to be written into the memory, using data held at constant values.

Complex data patterns may be written into the memory using the non deskewed DQA and/or DQB signals and the write training enable bit.

Write training enable set to 1:

During Write Data Cycles:

The First Data Beat (First Data Burst) is sampled from the data bus.

The Second Data Beat (Second Data Burst) is the **inverted** sample from the data bus.

Write training enable set to 0:

During Write Data Cycles:

Both First and Second Data Beats are sampled from the data bus, which is the normal operation.

The Write Training Enable bit has no effect on read data cycles.

After the data pattern is written into the memory, standard read commands permit the system to deskew with respect to the QK/QK# data output clocks the following signals:

DQA, DINVA, QVLDA, DQB, DINVB, QVLDB

#### *Write Data Deskew*

Write data deskew is performed using write commands to the memory followed by read commands.

The deskewed read data path is used to determine whether or not the write data was received correctly by the device.

This permits the system to deskew with respect to the DK/DK# input data clocks the following signals:

DQA, DINVA, DQB, DINVB

#### <span id="page-11-0"></span>**I/O Signaling Standards**

Several I/O signaling standards are supported by the QDR-IV HP SRAM, which are programmable by the user. They are:

■ 1.2 V and 1.25 V HSTL/SSTL

#### ■ 1.1 V and 1.2 V POD

The I/O Signaling Standard is programmed on the rising edge of reset by sampling the address bus inputs. Once programmed, the value cannot be changed. Only the rising edge of another reset can change the value.

All address, control, and data I/O signals — with the exception of six pins (listed as LVCMOS in the [LVCMOS Signaling](#page-11-2) section) — will program to comply with HSTL/SSTL or POD.

#### *HSTL/SSTL Signaling*

HSTL/SSTL is supported at the  $V_{DDQ}$  voltages of 1.2 V and 1.25 -V nominal.

The ODT termination values can be set to:

- 40, 60, or 120 ohms with a 220-ohm reference resistor
- 50 or 100 ohms with a 180-ohm reference resistor

The drive strength can be programmed to:

- 40 or 60 ohms with a 220-ohm reference resistor
- 50 ohms with a 180-ohm reference resistor

A reference resistor of 180 ohms or 220 ohms is supported with HSTL/SSTL signaling.

#### *POD Signaling*

POD is supported at  $V_{DDQ}$  voltages of 1.1 V and 1.2-V nominal. The ODT termination values can be set to:

- 50 or 100 ohms with a 180-ohm reference resistor
- 60 or 120 ohms with a 220-ohm reference resistor

The drive strength can be programmed to:

- 50 ohms with a 180-ohm reference resistor
- 40 or 60 ohms with a 220-ohm reference resistor

A reference resistor of 180 ohms or 220 ohms is supported with POD signaling.

#### <span id="page-11-2"></span>*LVCMOS Signaling*

Six I/O signals are permanently set to use LVCMOS signaling at voltage of 1.3-V nominal. These signals are referenced to the core voltage supply,  $V_{DD}$ . They are:

RST#, TRST#, TCK, TMS, TDI, and TDO

All the five JTAG signals as well as the main reset input are 1.3-V LVCMOS.

In addition, ODT is disabled at all times on these LVCMOS signals.

#### <span id="page-11-1"></span>**Initialization**

The QDR-IV HP SRAM must be initialized before it can operate in the normal functional mode. Initialization uses four special pins:

- RST# pin to reset the device
- CFG# pin to program the configuration registers
- LBK0# and LBK1# pins for the loopback function



The following flowchart illustrates the initialization procedure:

#### **Figure 3. Flowchart illustrating initialization procedure**



#### *Power on*

Apply power to the chip as described in [Power-Up Sequence](#page-9-5).

*Reset Chip*

Apply reset to the QDR-IV HP SRAM as described in [Reset](#page-9-6) [Sequence](#page-9-6).

#### *Configure the Impedance*

Assert Config (CFG# = 0) and program the impedance control register.

#### *Wait for the PLL to Lock*

Since the input impedance is updated, allow the PLL time  $(t_{PIL})$ to lock to the input clock.

#### <span id="page-12-0"></span>*Configure Training Options*

At this time, the address and data inversion options need to be programmed. In addition, the write training function needs to be enabled.

Assert Config (CFG# = 0) and program:

- Write Training (Turn On)
- Address Inversion Enable
- Data Inversion Enable

#### *Control/Address Deskew*

Control and address deskew can now be performed by the memory controller.

#### *Read Data Deskew*

After control and address deskew, the read data path is deskewed as previously described in the deskew training sequence.

#### *Write Data Deskew*

Write data path is deskewed following the read data path deskew.

#### *Configure Runtime Options*

After the training is complete, disable the write training function. Finally, enable the address parity option at this time.

Assert Config (CFG# = 0) and program:

- Write Training (Turn off)
- Parity Enable

#### *Normal Operation*

If the system detects a need to deskew again, the process must start again from the [Configure Training Options](#page-12-0) step.The following table defines the loopback mapping.







#### <span id="page-13-3"></span>**Table 1. Loopback Signal Mapping**

#### <span id="page-13-0"></span>**Configuration Registers**

The QDR-IV HP SRAM contains internal registers that are programmed by the system using a special configuration cycle. These registers are used to enable and control several options, as described in this section. All registers are 8-bits wide. The write operation is performed using only the address pins to define the register address and register write data. For a read operation, the register read data is provided on the data port A output pins. Refer to [Figure 14 on page 38](#page-37-0) for programming details.

During the rising edge of RST#, the Address pins A[13:0] are sampled. The value sampled becomes the reset value of certain bits in the registers defined in [Table 2](#page-13-4). This is used to set termination, impedance, and port configuration values immediately upon reset. These values can be overwritten later through a register write operation.

When a parity error occurs, the complete address of the *first* error is recorded in Registers 4, 5, 6, and 7 along with the port A/B error bit. The port A/B error bit indicates which port the address parity error came from — 0 for port A and 1 for port B. This information remains latched until cleared by writing a 1 to the address parity error clear bit in register 3.

Two counters are used to indicate if multiple address parity errors have occurred. Port A error count is a running count of the number of parity errors on port A addresses, and similarly port B error count is a running count of the number of parity errors on port B addresses. They will each independently count to a maximum value of 3 and then stop counting. These counters are free-running and they are both reset by writing a 1 to the address parity error clear bit in register 3.

#### <span id="page-13-1"></span>**Configuration Registers Description**

#### <span id="page-13-4"></span>**Table 2. Configuration Register Table**



#### <span id="page-13-2"></span>**Configuration Register Definitions**

#### **Table 3. Address 0: Termination Control Register (Read/Write)**





#### **Table 4. Address 1: Impedance Control Register (Read/Write)**



#### **Table 5. Address 2: Option Control Register (Read/Write Bits 7–3) (Read-Only Bits 2–0)** [[2\]](#page-14-0)



#### **Table 6. Address 3: Function Control Register (Write Only)**



#### **Table 7. Address 4: Address Parity Status Register 0 (Read Only)**



#### **Table 8. Address 5: Address Parity Status Register 1 (Read Only)**



#### **Table 9. Address 6: Address Parity Status Register 2 (Read Only)**



#### **Table 10. Address 7: Address Parity Status Register 3 (Read Only)**



**Note**

<span id="page-14-0"></span>2. The Bits 2–0 are read only and can be changed only on the rising edge of reset.



### <span id="page-15-0"></span>**I/O Type and Port Enable Bit Definitions**

### **Table 11. I/O Type Bit Definition specified in Address 2 : Option Control Register**



#### **Table 12. Port Enable Bit Definition specified in Address 2: Option Control Register**





#### <span id="page-16-0"></span>**ODT Termination Bit Definitions**

#### **Table 13. Clock Input Group Bit Definition specified in Address 0: Termination Control Register**



#### **Table 14. Address/Command Input Group Bit Definition specified in Address 0: Termination Control Register**



#### **Table 15. Data Input Group Bit Definition specified in Address 1: Impedance Control Register**







### <span id="page-17-0"></span>**Drive Strength Bit Definitions**

#### **Table 16. Pull-Up Driver Bit Definition specified in Address 1: Impedance Control Register**



#### **Table 17. Pull-Down Driver Bit Definition specified in Address 1: Impedance Control Register**





# <span id="page-18-0"></span>**IEEE 1149.1 Serial Boundary Scan (JTAG)**

QDR-IV HP SRAMs incorporate a serial boundary scan test access port (TAP) in the FCBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. In the JTAG mode, the ODT feature for all pins is disabled.

If the JTAG function is not used in the circuit, then the TCK inputs must be driven low or tied to VSS. TRST#, TMS, TDI, and TDO may be left floating. An internal pull-up resistor is implemented on the TRST#, TMS, and TDI inputs to ensure that these inputs are HIGH during t<sub>PWR</sub>.

#### <span id="page-18-1"></span>**Test Access Port**

#### *Test Clock (TCK)*

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### *Test Mode Select (TMS)*

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### *Test Data-In (TDI)*

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see [TAP Controller State](#page-20-0) [Diagram on page 21.](#page-20-0) TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### *Test Data-Out (TDO)*

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see [Instruction Codes on page 25](#page-24-2)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### *Test Reset (TRST#)*

The TRST# input pin is used to reset the TAP controller.

Alternatively, a reset may be performed by forcing TMS HIGH  $(V<sub>DD</sub>)$  for five rising edges of TCK.

This reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### <span id="page-18-2"></span>**TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### *Instruction Register*

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in [TAP Controller Block Diagram on](#page-21-0) [page 22](#page-21-0). Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a RST state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### *Bypass Register*

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

#### *Boundary Scan Register*

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

[Boundary Scan Order on page 26](#page-25-0) shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### *Identification (ID) Register*

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on](#page-24-0) [page 25](#page-24-0).

#### <span id="page-18-3"></span>**TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction](#page-24-2) [Codes on page 25](#page-24-2). Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



#### *IDCODE*

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-RST state.

#### *SAMPLE Z*

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state. Both Port A and Port B are enabled once this command has been executed.

#### *SAMPLE/PRELOAD*

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

Remember that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that an input or output undergoes a transition during the Capture-DR state. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### *BYPASS*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### *EXTEST*

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state. Both Port A and Port B are enabled after this command is executed.

#### *EXTEST OUTPUT BUS TRISTATE*

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has output enable control bits located at Bit #49 and Bit #50. Bit# 49 enables the output pins for DQB and Bit#50 enables DQA and PE# pins.

When these scan cells, called the "extest output bus tristate", are latched into the preload register during the Update-DR state in the TAP controller, they directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

These bits can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, these bits directly controls the output Q-bus pins. Note that these bits are pre-set LOW to disable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-RST state.

#### *Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.



# <span id="page-20-0"></span>**TAP Controller State Diagram**

**Figure 4. TAP Controller State Diagram** [[3\]](#page-20-1)

<span id="page-20-1"></span>



# <span id="page-21-0"></span>**TAP Controller Block Diagram**

**Figure 5. TAP Controller Block Diagram**





# <span id="page-22-0"></span>**TAP Electrical Characteristics**

#### Over the Operating Range



# <span id="page-22-1"></span>**TAP AC Switching Characteristics**

Over the Operating Range





# <span id="page-23-0"></span>**TAP Timing Diagram**

**Figure 6. TAP Timing Diagram**





# <span id="page-24-0"></span>**Identification Register Definitions**



# <span id="page-24-1"></span>**Scan Register Sizes**



# <span id="page-24-2"></span>**Instruction Codes**





# <span id="page-25-0"></span>**Boundary Scan Order**





# **Boundary Scan Order (continued)**





# **Boundary Scan Order (continued)**





# <span id="page-28-0"></span>**Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.



# <span id="page-28-1"></span>**Operating Range**



# <span id="page-28-2"></span>**Neutron Soft Error Immunity**



### <span id="page-28-3"></span>**Electrical Characteristics**

#### Over the Operating Range



#### **Notes**

<span id="page-28-4"></span>

- <span id="page-28-6"></span>
- <span id="page-28-7"></span>7.  $\rm V_{IH}N_{IL}(AC)$  is a test condition specified to guarantee at which the receiver must meet its timing specifications with ODT enabled.

<span id="page-28-5"></span><sup>4.</sup> All voltages referenced to VSS (GND).<br>5. Peak to Peak AC noise on V<sub>REF</sub> must not exceed +/–2% V<sub>DDQ</sub>(DC).<br>6. V<sub>IH</sub>/V<sub>IL</sub>(DC) are specified with ODT disabled.



## **Electrical Characteristics** (continued)

#### Over the Operating Range



#### **Notes**

- <span id="page-29-5"></span><span id="page-29-0"></span>8. Output driver into High Z with ODT disabled. 9. The operation current is calculated with 50% read cycle and 50% write cycle.
- <span id="page-29-6"></span>
- <span id="page-29-4"></span><span id="page-29-1"></span>
- 10. Typical operation current specifications are tested at 1.3V V<sub>DD</sub>.<br>11. All voltages referenced to VSS (GND).<br>12. Peak to Peak AC noise on V<sub>REF</sub> must not exceed +/–2% V<sub>DDQ</sub>(DC).
- 
- <span id="page-29-3"></span><span id="page-29-2"></span>13. V<sub>IH</sub>/V<sub>IL</sub>(DC) are specified with ODT disabled.<br>14. V<sub>IH</sub>/V<sub>IL</sub>(AC) is a test condition specified to guarantee at which the receiver must meet its timing specifications with ODT enabled.



# <span id="page-30-0"></span>**Capacitance**

#### **Table 18. Capacitance**



### <span id="page-30-1"></span>**Thermal Resistance**

#### **Table 19. Thermal Resistance**



# <span id="page-30-2"></span>**AC Test Load and Waveform**

### <span id="page-30-4"></span>**Figure 7. AC Test Loads and Waveforms**



#### **Note**

<span id="page-30-3"></span>15. Tested initially and after any design or process change that may affect these parameters.



# <span id="page-31-0"></span>**Switching Characteristics**

Over the Operating Range [[16,](#page-31-1) [17,](#page-31-2) [18,](#page-31-3) [19,](#page-31-4) [20,](#page-31-5) [21,](#page-31-6) [22,](#page-31-7) [23\]](#page-31-8)



#### **Notes**

<span id="page-31-3"></span><span id="page-31-2"></span>17. All input hold timing assumes rising edge slew rate of 4V/ns measured from V<sub>IL</sub>/V<sub>IH</sub> (DC) to V<sub>REF</sub>.<br>18. All input setup timing assumes falling edge slew rate of 4V/ns measured from V<sub>REF</sub> to V<sub>IL</sub>/V<sub>IH</sub> (AC).

<span id="page-31-4"></span>19. All output timing assumes the load shown in Figure 8

<span id="page-31-5"></span>20. Setup/hold window, t<sub>ASH,</sub> t<sub>GSH,</sub> t<sub>ISH</sub> are used for pin to pin timing budgeting and cannot be directly applied without performing de-skew training.<br>21. Clock phase jitter is the variance from clock rising edge to th

<span id="page-31-6"></span>

<span id="page-31-8"></span><span id="page-31-7"></span>22. Frequency drift is not allowed.<br>23. t<sub>QKL,</sub> t<sub>QKH,</sub>t<sub>QKQ</sub>, t<sub>QKQX,</sub> t<sub>ASH,</sub> t<sub>CSH</sub> and t<sub>ISH</sub> are guaranteed by design.

<span id="page-31-1"></span><sup>16.</sup> x refers to Port A and Port B. For example, DQx refers to DQA and DQB.



# **Switching Characteristics (continued)**

Over the Operating Range [16, 17, 18, 19, 20, 21, 22, 23]





# <span id="page-33-0"></span>**Switching Waveforms**

**Figure 8. Rise and Fall Time Definitions for Output Signals**

Nominal Rise-Fall Time Definition for Single-Ended Output Signals



Nominal Rise-Fall Time Definition for Differential Output Signals





**Figure 9. Input and Output Timing Waveforms**

Address and Command Input Timing









### **Figure 11. Waveforms for 5.0 Cycle Read Latency (Write to Read Timing Waveform)**









### **Figure 13. Configuration Read Timing Waveform**



**Note: DQA[x:8] and DQB data bus is a don't care in Configuration Mode**





(a) Configuration Multiple Cycle - Write followed by Read Operation

<span id="page-37-0"></span>

**Note: DQA[x:8] and DQB data bus is a don't care in Configuration Mode**



#### (b) Configuration Multiple Cycle - Back to Back Read Operation

**Note: DQA[x:8] and DQB data bus is a don't care in Configuration Mode**



**Figure 15. Loopback TIming**

<span id="page-38-0"></span>



<span id="page-39-0"></span>

**Figure 16. Reset TImings**

Power Up and Reset Timing - RST#





## <span id="page-40-0"></span>**Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at [www.cypress.com](http://www.cypress.com) and refer to the product summary page at [http://www.cypress.com/products](http://www.cypress.com/products/)

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at [http://www.cypress.com/go/datasheet/offices.](http://www.cypress.com/go/datasheet/offices)

#### **Table 20. Ordering Information**



#### <span id="page-40-1"></span>**Ordering Code Definitions**





# <span id="page-41-0"></span>**Package Diagram**

**Figure 17. 361-ball FCBGA (21 × 21 × 2.515 mm) FR0AA Package Outline, 001-70319**

#### TOP VIEW PIN #1 CORNER 6 8 10 12 14 16 18<br>7 9 11 13 15 17 19 <u>هی پیه هم هم نوم است هم هم پیه به به </u> 目  $\dagger$ 1.5 ref. न्ता तम कर्णन्ता तम का ज 14.30 REF.  $\pm$ 1.5 ref. 倡 w 13.97 REF.  $\frac{115}{115}$  REF.  $\overline{\omega}$ 렆  $-0.865$  Ref. SIDE VIEW  $= 0.15$  $\Box$ **Logopopopo**<br>SEATING PLANE  $\mathbf{f}$  $2.515 \pm 0.25$  - $0.40 - 0.60 -$ 1.15±0.15



NOTES:

ALL DIMENSIONS ARE IN MILLIMETERS<br>SOLDER BALL DIAMETER: 0.63<br>SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD)<br>PACKAGE CODE: FROAA

001-70319 \*D



### **Table 21. Acronyms used in this document Units of Measure**



### <span id="page-42-0"></span>**Acronyms Document Conventions**

<span id="page-42-2"></span><span id="page-42-1"></span>

#### **Table 22. Units of Measure**





# <span id="page-43-0"></span>**Errata**

This section describes the errata for the 144-Mb QDR-IV SRAMs. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

#### <span id="page-43-1"></span>**Part Numbers Affected**



#### <span id="page-43-2"></span>**QDR-IV Qualification Status**

Product Status: In Production

#### <span id="page-43-3"></span>**QDR-IV Errata Summary**

The following table defines the errata applicability to available QDR-IV family devices.

<span id="page-43-4"></span>



#### <span id="page-44-0"></span>**1. On-Die Termination (ODT) auto update failure.**

QDR-IV SRAMs support ODT for address, control, clock and data pins. The ODT feature calibrates and updates the termination resistance value every 19 μs if the 'ODT/ZQ Auto Update' configuration register is set to logic HIGH.

#### ■ **Problem Definition**

The ODT auto update functionality does not always update the correct ODT value, which can result in the wrong input impedance value and thereby affecting the input VIL/VIH levels (refer to the following figure).



#### **Figure 18. ODT Auto Update Timing**

In the case of a correct ODT value update, the QDR-IV gets the input signal with correct VIH/VIL level (signal in green) while in the other case, the input signal attenuates (signal in red) because of the wrong ODT value update and QDR-IV might not recognize the accurate input signal.





#### ■ **Parameters Affected**

The electrical characteristics parameters related to input signal voltage levels are affected.





#### ■ **Trigger Condition**

Configuring ODT/ZQ Auto Update configuration register to logic HIGH.

#### ■ **Scope of Impact**

Causes write and read operation failure.

#### ■ **Workaround**

Configure the ODT values for the respective input pins and enable the ODT/ZQ Auto Update configuration register (Logic HIGH) during the power-up by providing the data through A[13:0] at the rising edge of the reset. During this operation, address bit A6 updates the ODT/ZQ Auto Update configuration register bit. Then disable the ODT/ZQ Auto Update configuration register (logic LOW) during the configuration step (refer to the following figure). As a result, the ODT auto update will be disabled during the normal QDR-IV SRAM operation, but the correct termination value will be set.





However, the ODT value might vary because of the temperature or voltage variations. In this case as shown in the following figure, perform the manual ODT update by entering in to the configuration mode and update all the ODT configuration registers (KU, IU and QU). The manual ODT update can be scheduled when memory is not being accessed.





#### ■ **Fix Status**

The fix for the above issue has been identified and the new silicon available in January, 2015 will not have this defect.



#### <span id="page-46-0"></span>**2. Failure occurs during the No Operation (NOP) followed by the read operation.**

#### ■ **Problem Definition**

QDR-IV SRAM read operations intermittently fail with a No Operation (NOP) followed by a read operation. The following figure explains about port A operation (at rising edge) and the same explanation can be applied to port B (at falling edge).





**Figure 23. Read – NOP – Read Condition** 



#### ■ **Parameters Affected**

Functional failures.

#### ■ **Trigger Condition(s)**

No Operation (NOP) followed by the read operation sometimes resulting in a read failure.

#### ■ **Scope of Impact**

Causes read operation failure on output data bits.



#### ■ Workaround

There are three identified workarounds to avoid NOP before the read operation.

a. In the case of write operation – NOP – read operation sequence if possible, ignore the NOP between the write and read operation and perform a write operation followed by the read operation to avoid the NOP prior to the read operation.

#### **Figure 24. Write – Read Condition**



b. Insert the dummy reads between the real read operations to avoid the NOP between the read operations. For an example, if the functionality needs one or two NOP cycles between the read operations then insert the dummy reads accordingly instead of NOP cycles as shown in the figure below.



**Figure 25. Read – Dummy Read – Read Condition** 

c. In the case of NOP followed by the read operation, perform two dummy reads and only consider the data from the third read access (Ignore the data from the first two read accesses)





#### ■ **Fix Status**

The fix for the above issue has been identified and the new silicon available in January, 2015 will not have this defect.



# <span id="page-48-0"></span>**Document History Page**





### <span id="page-49-0"></span>**Sales, Solutions, and Legal Information**

#### <span id="page-49-1"></span>**Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

<span id="page-49-2"></span>

<span id="page-49-3"></span>**PSoC[® Solutions](http://www.cypress.com/?id=1353)**

[psoc.cypress.com/solutions](http://www.cypress.com/?id=1353) [PSoC 1](http://www.cypress.com/?id=1573) [| PSoC 3](http://www.cypress.com/?id=2232) | [PSoC 4](http://www.cypress.com/?id=4749) [| PSoC 5LP](http://www.cypress.com/?id=4562)

<span id="page-49-4"></span>**Cypress Developer Community** [Community](http://www.cypress.com/?id=2203) | [Forums](http://www.cypress.com/?app=forum) | [Blogs](http://www.cypress.com/?id=2200) | [Video](http://www.cypress.com/?id=2660) | [Training](http://www.cypress.com/?id=1162)

<span id="page-49-5"></span>**Technical Support** [cypress.com/go/support](http://www.cypress.com/go/support)

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as<br>critical components application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,<br>and compile the Cypr integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-79343 Rev. \*L **Revised November 19, 2014** Page 50 of 50

All products and company names mentioned in this document may be the trademarks of their respective holders.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### **Как с нами связаться**

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru) **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.