

Intel[®] Server Boards S5000PSL and S5000XSL

Technical Product Specification

Intel order number: D41763-008

Revision 1.7

August, 2010

Enterprise Platforms and Services Division – Marketing



Revision History

| Date | Revision Number | Modifications | |
|---|--------------------|--|--|
| May 2006 | 1.0 | Intiial Release. | |
| September 2006 | 1.1 | Updated legal disclaimer. | |
| | | Updated Processor Table. | |
| | | Updated Memory section. | |
| September 2006 | 1.2 | Updated Reference Documents section. | |
| August 2007 | 1.3 | Updated to reflect new processor support and new product codes where applicable. | |
| | | Updated sections 3.1, 3.1.3.4.2.3, 3.2.1.4, 3.2.1.5, 3.2.2.1, 3.5.2, and 6.1. | |
| | | Added 3.1.3.4.2.3. | |
| | | Updated Tables 1, 2, and 46. | |
| | | Updated Figure 2. | |
| | | Updated Appendix A and Appendix E. | |
| November 2007 | 1.4 | Added board dimension to the Server Board Features table. | |
| | | Corrected processor naming convention. | |
| Removed the Processor Support Matrix table. | | Removed the Processor Support Matrix table. | |
| Corrected the NIC Status LED tab | | Corrected the NIC Status LED table. | |
| Removed unused BNB temp sensor from the BMC | | Removed unused BNB temp sensor from the BMC Sensors table. | |
| March 2009 1.5 Updated section 6.3 BIOS Select Ju | | Updated section 6.3 BIOS Select Jumper. | |
| Updated the Front Panel SSI Standard 24- | | Updated the Front Panel SSI Standard 24-pin Connector Pin-out (J1E4) table. | |
| Updated section 3.5 Network Interface Controller. | | Updated section 3.5 Network Interface Controller. | |
| | | Removed 'dual-core' and 'quad-core' from the processor definition. | |
| April 2010 | 1.6 | Removed 9.3.7 CNCA (CCC-China). | |
| August 2010 | 1.7 | Added Table 6 for quad rank memory and corrected the title of Table 20. | |

Disclaimers

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel[®] Server Boards S5000PSL and S5000XSL may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Refer to the Intel[®] Server Boards S5000PSL and S5000XSL Specification Update for published errata.

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation can not be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2010.

Table of Contents

| 1. | Introdu | iction | 1 |
|----|---------|--|----|
| 1 | .1 | Chapter Outline | 1 |
| 1 | .2 | Server Board Use Disclaimer | 1 |
| 2. | Server | Board Overview | 2 |
| 2 | .1 | Server Board Feature Set | 2 |
| 2 | .2 | Server Board Layout | 4 |
| | 2.2.1 | Server Board Connector and Component Layout | 4 |
| | 2.2.2 | Server Board Mechanical Drawings | 7 |
| | 2.2.3 | Server Board ATX I/O Layout | |
| 3. | Functio | onal Architecture | 14 |
| 3 | 5.1 | Intel [®] 5000P/5000X Memory Controller Hub (MCH) | |
| | 3.1.1 | System Bus Interface | |
| | 3.1.2 | Processor Support | |
| | 3.1.3 | Memory Subsystem | |
| | 3.1.4 | Snoop Filter (5000X MCH only) | |
| 3 | 5.2 | Enterprise South Bridge (ESB2-E) | |
| | 3.2.1 | PCI Subsystem | |
| | 3.2.2 | Serial ATA Support | |
| | 3.2.3 | Parallel ATA (PATA) Support | |
| | 3.2.4 | USB 2.0 Support | |
| 3 | 5.3 | Video Support | |
| | 3.3.1 | Video Modes | |
| | 3.3.2 | Video Memory Interface | |
| | 3.3.3 | Dual Video | |
| 3 | 6.4 | SAS Controller | |
| | 3.4.1 | SAS RAID Support | |
| | 3.4.2 | SAS/SATA Connector Sharing | |
| 3 | 5.5 | Network Interface Controller (NIC) | |
| | 3.5.1 | Intel [®] I/O Acceleration Technolgy (Intel [®] I/OAT) | |
| | 3.5.2 | MAC Address Definition | |
| 3 | 6.6 | Super I/O | |
| | 3.6.1 | Serial Ports | |

| | 3.6.2 | Floppy Disk Controller | 32 |
|----|-----------------------|--|----|
| | 3.6.3 | Keyboard and Mouse Support | 32 |
| | 3.6.4 | Wake-up Control | 32 |
| | 3.6.5 | System Health Support | 32 |
| 4. | Platforn | n Management | 33 |
| 5. | Connec | tor/Header Locations and Pin-outs | 35 |
| 5 | 5.1 | Board Connector Information | 35 |
| 5 | 5.2 | Power Connectors | 36 |
| 5 | 5.3 | System Management Headers | 37 |
| | 5.3.1 | Intel [®] Remote Management Module (Intel [®] RMM) Connector | 37 |
| | 5.3.2 | LCP/AUX IPMB Header | 39 |
| | 5.3.3 | IPMB Header | 39 |
| | 5.3.4 | HSBP Header | 40 |
| | 5.3.5 | SGPIO Header | 40 |
| | 5.3.6 | SES I ² C | 40 |
| | 5.3.7 | HDD Activity LED Header | 40 |
| 5 | 5.4 | Front Panel Connector | 41 |
| 5 | 5.5 | I/O Connectors | 41 |
| | 5.5.1 | VGA Connector | 41 |
| | 5.5.2 | NIC Connectors | 42 |
| | 5.5.3 | IDE Connector | 42 |
| | 5.5.4 | Intel [®] Remote Management Module NIC Connector | 43 |
| | 5.5.5 | SATA/SAS Connectors | 44 |
| | 5.5.6 | Serial Port Connectors | 44 |
| | 5.5.7 | Keyboard and Mouse Connector | 45 |
| | 5.5.8 | USB Connector | 45 |
| 5 | 5.6 | Fan Headers | 46 |
| 6. | Jumper | Blocks | 48 |
| 6 | 6.1 | CMOS Clear and Password Reset Usage Procedure | 49 |
| | 6.1.1 | Clearing the CMOS | 49 |
| | 6.1.2 | Clearing the Password | 49 |
| 6 | 6.2 | BMC Force Update Procedure | 50 |
| 6 | 6.3 | BIOS Select Jumper | 50 |
| 7. | Intel [®] Li | ght-Guided Diagnostics | 52 |
| 7 | ' .1 | 5-Volt Standby LED | 52 |
| | | | |

| 7.2 | 2 | Fan Fault LEDs | 53 |
|-----|----------|--|----|
| 7.3 | 3 | System ID LED and System Status LED | 54 |
| | 7.3.1 | System Status LED – BMC Initialization | 56 |
| 7.4 | 4 | DIMM Fault LEDs | 56 |
| 7. | 5 | Processor Fault LEDs | 57 |
| 7.0 | 6 | Post Code Diagnostic LEDs | 57 |
| 8. | Design a | and Environmental Specifications | 59 |
| 8. | 1 | Intel [®] Server Boards S5000PSL and S5000XSL Design Specifications | 59 |
| 8.2 | 2 | Board-level Calculated MTBF | 59 |
| 8.3 | 3 | Server Board Power Requirements | 60 |
| | 8.3.1 | Processor Power Support | 61 |
| 8.4 | 4 | Power Supply Output Requirements | 61 |
| | 8.4.1 | Grounding | 62 |
| | 8.4.2 | Standby Outputs | 62 |
| | 8.4.3 | Remote Sense | 62 |
| | 8.4.4 | Voltage Regulation | 62 |
| | 8.4.5 | Dynamic Loading | 63 |
| | 8.4.6 | Capacitive Loading | 63 |
| | 8.4.7 | Ripple/Noise | 64 |
| | 8.4.8 | Timing Requirements | 64 |
| | 8.4.9 | Residual Voltage Immunity in Standby Mode | 66 |
| 9. | Regulat | ory and Certification Information | 67 |
| 9.1 | 1 | Product Regulatory Compliance | 67 |
| 1 | 9.1.1 | Product Safety Compliance | 67 |
| 1 | 9.1.2 | Product EMC Compliance – Class A Compliance | 67 |
| 1 | 9.1.3 | Certifications/Registrations/Declarations | 68 |
| 9.2 | 2 | Product Regulatory Compliance Markings | 68 |
| 9.3 | 3 | Electromagnetic Compatibility Notices | 69 |
| 1 | 9.3.1 | FCC Verification Statement (USA) | 69 |
| 1 | 9.3.2 | ICES-003 (Canada) | 69 |
| 9 | 9.3.3 | Europe (CE Declaration of Conformity) | 70 |
| 9 | 9.3.4 | VCCI (Japan) | 70 |
| 1 | 9.3.5 | BSMI (Taiwan) | 70 |
| 1 | 9.3.6 | RRL (Korea) | 70 |
| 9.4 | 4 | Restriction of Hazardous Substances (RoHS) Compliance | 71 |

| Appendix A: Integration and Usage Tips | .72 |
|---|------|
| Appendix B: BMC Sensor Tables | .73 |
| Appendix C: POST Code Diagnostic LED Decoder | . 89 |
| Appendix D: POST Code Errors | . 94 |
| Appendix E: Supported Intel [®] Server Chassis | . 97 |
| Glossary | . 98 |
| Reference Documents | 101 |

List of Figures

| Figure 1. Server Board Photograph | 4 |
|--|----|
| Figure 2. Board Layout | 5 |
| Figure 3. Mounting Hole Positions | 7 |
| Figure 4. Component Positions | 8 |
| Figure 5. Restricted Areas on Side 1 | 9 |
| Figure 6. Restricted Areas on Side 2 | 10 |
| Figure 7. Restricted Areas on Side 2, "Detail B" | 11 |
| Figure 8. CPU and Memory Duct Keepout | 12 |
| Figure 9. ATX I/O Layout | 13 |
| Figure 10. Functional Block Diagram | 15 |
| Figure 11. CEK Processor Mounting | 17 |
| Figure 12. Memory Layout | 18 |
| Figure 13. Minimum Two DIMM Memory Configuration | 21 |
| Figure 14. Recommended Four DIMM Configuration | 22 |
| Figure 15. Single Branch Mode Sparing DIMM Configuration | 23 |
| Figure 16. SMBus Block Diagram | 34 |
| Figure 17. Jumper Blocks (J1C3, J1D1, J1D2, J1E32) | 48 |
| Figure 18. 5-Volt Standby Status LED Location | 52 |
| Figure 19. Fan Fault LED Locations | 53 |
| Figure 20. System ID LED and System Status LED Locations | 54 |
| Figure 21. DIMM Fault LED Locations | 56 |
| Figure 22. Processor Fault LED Locations | 57 |
| Figure 23. POST Code Diagnostic LED Location | 58 |
| Figure 24. Power Distribution Block Diagram | 60 |
| Figure 25. Output Voltage Timing | 65 |
| Figure 26. Turn On/Off Timing (Power Supply Signals) | 66 |
| Figure 27. Diagnostic LED Placement Diagram | 89 |

List of Tables

| Table 1. Server Board Features | 2 |
|---|----|
| Table 2. Major Board Components | 6 |
| Table 3. I ² C Addresses for Memory Module SMB | 18 |
| Table 4. Maximum Eight-DIMM System Memory Configruation – x8 Single Rank | 19 |
| Table 5. Maximum Eight-DIMM System Memory Configuration – x4 Dual Rank | 19 |
| Table 6. Maximum Eight-DIMM System Memory Configuration – x2 Quad Rank | 20 |
| Table 7. Supported DIMM Configurations | 21 |
| Table 8. PCI Bus Segment Characteristics | 25 |
| Table 9. PCI Express* Slot 6 Riser Setup | 27 |
| Table 10. PCI Express* Slot 6 Riser Support | 27 |
| Table 11. Video Modes | 29 |
| Table 12. NIC Status LED | 30 |
| Table 13. Serial B Header Pin-out | 32 |
| Table 14. Board Connector Matrix | 35 |
| Table 15. Power Connector Pin-out (J9B5) | 36 |
| Table 16. 12 V Power Connector Pin-out (J3J2) | 37 |
| Table 17. Power Supply Signal Connector Pin-out (J9D1) | 37 |
| Table 18. P12V4 Power Connector Pin-out (J5A2) | 37 |
| Table 19. RMM Connector Pin-out (J5B1) | 38 |
| Table 20. LCP/AUX IPMB Header Pin-out (J2J1) | 39 |
| Table 21. IPMB Header Pin-out (J4J1) | 39 |
| Table 22. HSBP Header Pin-out (J1J7, J1J2) | 40 |
| Table 23. SGPIO Header Pin-out (J2H1, J1J5) | 40 |
| Table 24. SES I ² C Header Pin-out (J1J3) | 40 |
| Table 25. HDD Activity LED Header Pin-out (J2J3) | 40 |
| Table 26. Front Panel SSI Standard 24-pin Connector Pin-out (J1E4) | 41 |
| Table 27. VGA Connector Pin-out (J7A1) | 41 |
| Table 28. RJ-45 10/100/1000 NIC Connector Pin-out (JA6A1, JA6A2) | 42 |
| Table 29. IDE 40-pin Connector Pin-out (J2J2) | 42 |
| Table 30. 40-pin RMM NIC Module Connector Pin-out (J3B2) | 43 |
| Table 31. SATA/SAS Connector Pin-out (J1J1, J1H2, J1H1, J1G2, J1G1, J1F2) | 44 |
| Table 32. External DB9 Serial A Port Pin-out (J7A1) | 44 |

| Table 33. Internal 9-pin Serial B Header Pin-out (J1B1) | 45 |
|---|----|
| Table 34. Stacked PS/2 Keyboard and Mouse Port Pin-out (J9A1) | 45 |
| Table 35. External USB Connector Pin-out (JA6A1, JA6A2) | 46 |
| Table 36. Internal USB Connector Pin-out (J3J1) | |
| Table 37. SSI 4-pin Fan Header Pin-out (J9J1, J5J1, J9B3, J9B4) | 47 |
| Table 38. SSI 6-pin Fan Header Pin-out (J3H1, J3H2, J3H3, J3H4) | 47 |
| Table 39. Server Board Jumpers (J1C3, J1D1, J1D2, J1E3) | 48 |
| Table 40. System Status LED | |
| Table 41. Server Board Design Specifications | 59 |
| Table 42. Intel [®] Xeon [®] Processor TDP Guidelines | 61 |
| Table 43. 550-W Load Ratings | 61 |
| Table 44. Voltage Regulation Limits | 62 |
| Table 45. Transient Load Requirements | 63 |
| Table 46. Capacitive Loading Conditions | 63 |
| Table 47. Ripple and Noise | 64 |
| Table 48. Output Voltage Timing | 64 |
| Table 49. Turn On/Off Timing | 65 |
| Table 50. BMC Sensors | 75 |
| Table 51. POST Progress Code LED Example | 90 |
| Table 52. Diagnostic LED POST Code Decoder | 90 |
| Table 53. POST Error Messages and Handling | 94 |
| Table 54. POST Error Beep Codes | |
| Table 55. BMC Beep Codes | |

<This page is intentionally left blank.>

1. Introduction

This Technical Product Specification (TPS) provides board-specific information about the features, functionality, and high-level architecture of the Intel[®] Server Boards S5000PSL and S5000XSL. For details about board subsystems, including the chipset, BIOS, and server management, see the *Intel[®] S5000 Server Board Family Datasheet*.

In addition, design-level information for specific subsystems can be obtained by ordering the External Product Specifications (EPS) for a given subsystem. EPS documents are not publicly available and must be ordered through your local Intel representative.

1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Server Board Overview
- Chapter 3 Functional Architecture
- Chapter 4 Platform Management
- Chapter 5 Connector and Header Location and Pin-out
- Chapter 6 Configuration Jumpers
- Chapter 7 Intel[®] Light-Guided Diagnostics
- Chapter 8 Power and Environmental specifications
- Chapter 9 Regulatory and Certification Information
- Appendix A Integration and Usage Tips
- Appendix B BMC Sensor Tables
- Appendix C POST Code Diagnostic LED Decoder
- Appendix D POST Code Errors
- Appendix E Supported Intel[®] Server Chassis
- Glossary
- Reference Documents

1.2 Server Board Use Disclaimer

Intel Corporation server boards support add-in peripherals and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel-developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

2. Server Board Overview

The Intel[®] Server Boards S5000PSL and S5000XSL are monolithic printed circuit boards with features that support the pedestal server markets.

2.1 Server Board Feature Set

| Feature | Description | | | |
|--|--|--|--|--|
| Server Board Dimension | 13.0 inches x 12.0 inches (330.2 mm x 304.8 mm). | | | |
| Processors | Socket J (771-pin LGA sockets) supporting one or two Intel [®] Xeon [®] processors 5000 sequence, with system bus speeds of 667 MHz, 1066 MHz, and 1333 MHz. | | | |
| | Only product codes ending with an 'R' support 45-nm Intel [®] Xeon [®] Processors 5200 Series or 45-nm Intel [®] Xeon [®] Processors 5400 Series. | | | |
| Memory | Eight DIMM sockets supporting fully buffered DIMM technology (FBDIMM) memory. 240-pin DDR2-533 and DDR2-677 FBDIMMs can be used. | | | |
| Chipset | Intel [®] 5000P Memory Controller Hub (Intel [®] Server Board S5000PSL only). | | | |
| | Intel [®] 5000X Memory Controller Hub (Intel [®] Server Board S5000XSL only). Intel [®] ESB2-E I/O Controller. | | | |
| Add-in PCI, PCI-X, PCI Express* Cards | One full-length/full-height PCI-X 64-bit slot with up to 133-MHz support when only one PCI-X slot is populated. | | | |
| | One full-length/full-height PCI-X 64-bit slot with up to 100 MHz support. | | | |
| | One full-length/full-height PCI Express* x8 (x4 throughput)^[1] or x8 (x8 throughput) slot [2]. | | | |
| | One half-length/full-height PCI Express* x8 (x4 throughput) slot. | | | |
| | Two full-length/full-height PCI Express* x16 (x8 throughput) slots. | | | |
| On-board | External connections: | | | |
| Connectors/Headers | Stacked PS/2 ports for keyboard and mouse. | | | |
| | Stacked video/DB9 serial port A connector. | | | |
| | Two RJ-45/Two USB connectors for 10/100/1000 Mb and USB 2.0 support. | | | |
| | One USB 2x5 pin header, which supports two USB ports. | | | |
| | One USB port Type A connector. | | | |
| | One DH-10 serial port B header. | | | |
| | Six SATA-2 connectors with embedded RAID 0, 1, and 10 support^[2]. Software RAID 5 support through an optional SATA Software RAID 5 Activation Key^[3]. | | | |
| | Two SATA-2 connectors and four SAS/ SATA-2 connectors with embedded RAID 0, 1, and 10 support^[1]. Software RAID 5 support through an optional SAS RAID KEY^[3]. The embedded SAS RAID supports up to eight hard drives with expander backplane. | | | |
| | One ATA100 40-pin connector. | | | |
| | One RMM/RMM2 connector to support the optional Intel[®] Remote Management Module or Intel[®] Remote Management Module 2. | | | |
| | One I/O connector supporting an optional Intel[®] RMM/RMM2 NIC I/O module. | | | |
| | SSI-compliant front panel header. | | | |
| | SSI-compliant 24-pin main power connector, supporting the ATX-12 V standard on the first 20 pins. | | | |
| Video | On-board ATI* ES1000 video controller with 16-MB DDR SDRAM. | | | |

Table 1. Server Board Features

| Feature | Description | | |
|--|--|--|--|
| Server Board Dimension13.0 inches x 12.0 inches (330.2 mm x 304.8 mm). | | | |
| Hard Drive Support for six SATA-2 hard drives. | | | |
| | Support for four SAS/SATA-2 hard drives with non-expanded backplane ^[4] . | | |
| LAN | Two 10/100/1000 Intel [®] 82563EB PHYs supporting Intel [®] I/O Acceleration Technology. | | |
| Fans | Support for Two processor fans. | | |
| | Four front hot-swap fans. | | |
| Two rear system fans. | | | |
| Server Management Support for Intel [®] System Management Software. | | | |

Notes:

- 1. Available with product codes S5000PSLSAS/S5000PSLSASR and BB5000PSLSAS/BB5000PSLSASR.
- 2. Available with product codes S5000PSLSATA/S5000PSLSATAR, S5000PSLROMB/S5000PSLROMBR, BB5000PSLSATA/BB5000PRLSATAR, BB5000PSLROMB/BB5000PSLROMBR, and BB5000XSLSATA/BB5000XSLSATAR.
- 3. The SATA Software RAID 5 Activation Key is same as SAS software RAID 5 Activation Key, but installed to a different on-board connector.
- 4. Available with product codes S5000PSLSAS/S5000PSASR, BB5000PSLSAS/BB5000PSLSASR, S5000PSLROMB/S5000PSLROMBR, and BB5000PSLSROMB/BB5000PSLROMBR.

2.2 Server Board Layout




Figure 1. Server Board Photograph

2.2.1 Server Board Connector and Component Layout

The following figure shows the board layout of the server board. Each connector and major component is identified by a letter. A table of component descriptions follows the figure.




Figure 2. Board Layout

| | Description | | Description |
|---|---|----|--|
| А | PCI-X 64-bit, 100-MHz slot 1 | Х | IPMB connector |
| В | PCI-X 64-bit, 133-/100-MHz slot 2 | Y | System fan 2 header |
| С | PCI Express* x4 ^[1] /or PCI Express* x8 ^[2] slot 3 (x8 physical connector) | Z | System fan 1 header |
| D | RMM/RMM2 NIC connector | AA | Processor power connector |
| Е | PCI Express* x4 slot 4 (x8 physical connector, ROMB Slot) | BB | USB header |
| F | PCI Express* x8 slot 5 (x16 physical connector) | CC | IDE connector |
| G | PCI Express* x8 slot 6 (x16 physical connector) | DD | Enclosure management SATA SGPIO header ^[2] |
| Н | CMOS battery | EE | Intel [®] Local Control Panel header |
| Ι | P12V4 connector | FF | Hot-swap backplane B header |
| J | Connector for Intel [®] Remote Management Module or Intel [®] Remote Management Module 2 | GG | Enclosure management SAS SES I ² C ^[1] |
| К | Back panel I/O ports | HH | Hot-swap backplane A header |
| L | Diagnostic and identification LEDs | Ш | SATA 0 |
| М | System fan 6 header | JJ | SATA 1 |
| Ν | System fan 5 header | KK | SATA 2 or SAS 0 ^[3] |
| 0 | Main power connector | LL | SATA 3 or SAS 1 ^[3] |
| Р | Auxilliary power signal connector | MM | SATA 4 or SAS 2 ^[3] |
| Q | DIMM sockets | NN | SATA 5 or SAS 3 ^[3] |
| R | Processor 1 socket | 00 | USB port |
| S | Processor 2 socket | PP | Front control panel header |
| Т | Processor 2 fan header | QQ | SATA Software RAID 5 Activation Key connector ^[2] |
| U | Processor 1 fan header | RR | SAS Software RAID 5 Activation Key connector ^[1] |
| V | System fan 4 header | SS | Serial B/emergency management port header |
| W | System fan 3 header | TT | Chassis intrusion header |

Notes:

1. Available with product codes S5000PSLSAS/S5000PSLSASR and BB5000PSLSAS/BB5000XSLSASR.

- 2. Available with product codes S5000PSLSATA/S5000PSLSATAR, S5000PSLSROMB/S5000PSLROMBR, BB5000PSLSATA/BB5000PSLSATAR, BB5000PSLROMB/BB5000PSLROMBR, and BB5000XSLSATA/BB5000XSLSATAR.
- 3. SAS connector available with product codes S5000PSLSAS/S5000PSLSASR and BB5000PSLSAS/BB5000XSLSASR.






Figure 3. Mounting Hole Positions




Figure 4. Component Positions




Figure 5. Restricted Areas on Side 1




Figure 6. Restricted Areas on Side 2




Figure 7. Restricted Areas on Side 2, "Detail B"





Figure 8. CPU and Memory Duct Keepout

2.2.3 Server Board ATX I/O Layout

The following figure shows the layout of the rear I/O components for the server board.



| A. PS/2 mouse | E. NIC port 1 (1 Gb) |
|------------------|---------------------------------|
| B. PS/2 keyboard | F. USB port 2 (top), 3 (bottom) |
| C. Serial port | G. NIC port 2 (1 Gb) |
| D. Video | H. USB port 0 (top), 1 (bottom) |

Figure 9. ATX I/O Layout

3. Functional Architecture

The architecture and design of the Intel[®] Server Boards S5000PSL and S5000XSL are based on the Intel[®] S5000P and S5000X chipsets respectively. These chipsets are designed for systems that use the Intel[®] Xeon[®] processor with system bus speeds of 667 MHz, 1066 MHz, and 1333 MHz.

The chipset contains two main components: the Memory Controller Hub (MCH) for the host bridge and the I/O controller hub for the I/O subsystem. The chipset uses the Enterprise South Bridge (ESB2-E) for the I/O controller hub. This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the server board.

For more information about the functional architecture blocks, see the *Intel[®] S5000 Server Board Family Datasheet.*




Figure 10. Functional Block Diagram

3.1 Intel[•] 5000P/5000X Memory Controller Hub (MCH)

The Memory Controller Hub (MCH) is a single 1432-pin FCBGA package, which includes the following core platform functions:

- System Bus Interface for the processor subsystem
- Memory Controller
- PCI Express* Ports including the Enterprise Southbridge Interface (ESI)
- FBD Thermal Management
- SMBUS Interface

This section provides a high-level overview of some of these core functions as they pertain to this server board. Additional information can be obtained from the *Intel[®]* S5000 Server Board Family Datasheet and the *Intel[®]* 5000 Series Chipset Memory Controller Hub Datasheet.

3.1.1 System Bus Interface

The MCH is configured for symmetric multi-processing across two independent front-side bus interfaces that connect to the Intel[®] Xeon[®] processors. Each front-side bus on the MCH uses a 64-bit wide 667-MHz, 1066-MHz, or 1333-MHz data bus. The 1333-MHz data bus is capable of transferring data at up to 10.66 GB/s. The MCH supports a 36-bit wide address bus, capable of addressing up to 64 GB of memory. The MCH is the priority agent for both front-side bus interfaces, and is optimized for one processor on each bus.

3.1.2 Processor Support

The server board supports the following processors:

- One or two Intel[®] Xeon[®] Processors 5000 series with a 667, 1066, or 1333-MHz frontside bus with frequencies starting at 2.67 GHz.
- One or two Intel[®] Xeon[®] Processors 5100 series with a 1066 or 1333-MHz front-side bus with frequencies starting at 1.60 GHz.
- One or two Intel[®] Xeon[®] Processors 5300 series with a 1066 or 1333-MHz front-side bus with frequencies starting at 1.60 GHz.
- One or two Intel[®] Xeon[®] Processors 5200 series with a 1066 or 1333-MHz front-side bus with frequencies starting at 1.86 GHz. – only product codes ending with "R" support this processor series.
- One or two Intel[®] Xeon[®] Processors 5400 series with a 1066 or 1333-MHz front-side bus with frequencies starting at 2.33 GHz. – only product codes ending with "R" support this processor series.

Previous generations of the Intel[®] Xeon[®] Processors are not supported on the server board. For a complete updated list of supported processors, see

<u>http://support.intel.com/support/motherboards/server/s5000psl/</u>. (On the Support tab, look for "Compatibility", and then click "Supported processor list".).

Note: Only Intel[®] Xeon[®] processors with 667 MHz, 1066 MHz or 1333 MHz front-side bus are supported.

3.1.2.1 Processor Population Rules

When two processors are installed, both must be of identical revision, core voltage, and bus/core speed. When only one processor is installed, it must be in the socket labeled CPU1. The other socket must be empty.

The board is designed to provide up to 130A of current per processor. Processors with higher current requirements are not supported.

No terminator is required in the second processor socket when using a single processor configuration.

3.1.2.2 Common Enabling Kit (CEK) Design Support

The server board complies with Intel's Common Enabling Kit (CEK) processor mounting and heatsink retention solution. The server board ships with a CEK spring snapped onto the underside of the server board, beneath each processor socket. The heatsink attaches to the CEK, over the top of the processor and the thermal interface material (TIM). See the following figure for the stacking order of the chassis, CEK spring, server board, TIM, and heatsink.

The CEK spring is removable, allowing for the use of non-Intel heatsink retention solutions.

Note: The processor heatsink and CEK spring shown in the following figure are for reference purposes only. The actual processor heatsink and CEK solutions compatible with this generation server board may be of a different design.




Figure 11. CEK Processor Mounting

3.1.3 Memory Subsystem

The MCH masters four fully buffered DIMM (FBD) memory channels. FBD memory utilizes a narrow high-speed frame-oriented interface referred to as a channel. The four FBD channels are organized into two branches of two channels per branch. Each branch is supported by a separate memory controller. The two channels on each branch operate in lock-step to increase FBD bandwidth. The four channels are routed to eight DIMM sockets and are capable of supporting registered DDR2-533 and DDR2-667 FBDIMM memory (stacked or unstacked). The read bandwidth of each FBDIMM channel is 4.25 GB/s for DDR2-533 FBDIMM memory, which gives a total read bandwidth of 17 GB/s for four DIMM channels. The read bandwidth of each FBDIMM channel is 5.35 GB/s for DDR2-667 FBDIMM memory, which gives a total read bandwidth of 21.4 GB/s for four DIMM channels.

On the Intel[®] Server Boards S5000PSL and S5000XSL, a pair of channels becomes a branch where Branch 0 consists of channels A and B, and Branch 1 consists of channels C and D. FBD memory channels are organized into two branches for support of RAID 1 (mirroring).




Figure 12. Memory Layout

To boot the system, the system BIOS on the server board uses a dedicated I^2C bus to retrieve DIMM information needed to program the MCH memory registers. The following table provides the I^2C addresses for each DIMM socket.

| Device | Address |
|---------|---------|
| DIMM A1 | 0xA0 |
| DIMM A2 | 0xA2 |
| DIMM B1 | 0xA0 |
| DIMM B2 | 0xA2 |
| DIMM C1 | 0xA0 |

| Device | Address | | |
|---------|---------|--|--|
| DIMM C2 | 0xA2 | | |
| DIMM D1 | 0xA0 | | |
| DIMM D2 | 0xA2 | | |

3.1.3.1 Memory RASUM Features

The MCH supports several memory RASUM (Reliability, Availability, Serviceability, Usability, and Manageability) features. These features include the Intel[®] x4 Single Device Data Correction (Intel[®] x4 SDDC) for the following:

- Memory error detection and correction
- Memory scrubbing
- Retry on correctable errors
- Memory built-in self-test
- DIMM sparing
- Memory mirroring

See the Intel[®] S5000 Server Board Family Datasheet for more information about these features.

3.1.3.2 Supported Memory

The server board supports up to eight DDR2-533 or DDR2-667 fully-buffered DIMMs (FBD memory). The following tables show the maximum memory configurations supported with the specified memory technology.

| DRAM Technology x8 Single Rank | Maximum Capacity Mirrored Mode | Maximum Capacity Non-mirrored Mode |
|-----------------------------------|-----------------------------------|---------------------------------------|
| 256 Mb | 1 GB | 2 GB |
| 512 Mb | 2 GB | 4 GB |
| 1024 Mb | 4 GB | 8 GB |
| 2048 Mb | 8 GB | 16 GB |

Table 4. Maximum Eight-DIMM System Memory Configruation – x8 Single Rank

Table 5. Maximum Eight-DIMM System Memory Configuration – x4 Dual Rank

| DRAM Technology x4 Dual Rank | Maximum Capacity Mirrored Mode | Maximum Capacity Non-mirrored Mode |
|---------------------------------|-----------------------------------|---------------------------------------|
| 256 Mb | 4 GB | 8 GB |
| 512 Mb | 8 GB | 16 GB |
| 1024 Mb | 16 GB | 32 GB |
| 2048 Mb | 16 GB | 32 GB |

Table 6. Maximum Eight-DIMM System Memory Configuration – x2 Quad Rank

| DRAM Technology x2 Quad Rank | Maximum Capacity Mirrored Mode | Maximum Capacity Non-mirrored Mode | |
|---------------------------------|-----------------------------------|---------------------------------------|--|
| 1024 Mb | 16 GB | 32 GB | |
| 2048 Mb | 16 GB | 32 GB | |

Note: Only fully buffered DDR2 DIMMs (FBDIMMs) are supported on this server board. For a list of supported memory for this server board, see

http://www.intel.com/support/motherboards/server/s5000psl/sb/CS-022924.htm.

3.1.3.3 DIMM Population Rules and Supported DIMM Configurations

DIMM population rules depend on the operating mode of the memory controller, which is determined by the number of DIMMs installed. DIMMs must be populated in pairs. DIMM pairs are populated in the following DIMM slot order: A1 and B1, C1 and D1, A2 and B2, C2 and D2. DIMMs within a given pair must be identical with respect to size, speed, and organization. However, DIMM capacities can be different between different DIMM pairs.

For example, a valid mixed DIMM configuration may have 512-MB DIMMs installed in DIMM slots A1 and B1, and 1-GB DIMMs installed in DIMM slots C1 and D1.

Intel supported DIMM configurations for this server board are shown in the following table:

 Supported and Validated configuration : Slot is populated

 Supported but not validated configuration : Slot is populated

 Slot is not populated

 Mirroring:
 Y = Yes. Indicates that configuration supports Memory Mirroring.

 Sparing:
 Y(x) = Yes. Indicates that configuration supports Memory Sparing.

 Where x =
 0 : Sparing supported on Branch 0 only

- 1 : Sparing supported on Branch 1 only
- 0, 1 : Sparing supported on both branches

| | Bran | ich O | | Branch 1 | | Branch 1 | | Minnerine | Sparing Possible |
|-------------|-------------|-------------|---------|-----------|---------|-----------|---------|-----------------------|---------------------|
| Chan | nel A | Chan | nel B | Channel C | | Channel D | | Mirroring Possible | |
| DIMM_A 1 | DIMM_A 2 | DIMM_B 1 | DIMM B2 | DIMM C1 | DIMM C2 | DIMM D1 | DIMM D2 | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | Y (0) |
| | | | | | | | | Y | |
| | | | | | | | | | Y (0) |
| | | | | | | | | Y | Y (0, 1) |

Table 7. Supported DIMM Configurations


Notes:

- Single channel mode is only tested and supported with a 512MB x8 FBDIMM installed in DIMM Slot A1.
- The supported memory configurations must meet population rules defined above.
- For best performance, the number of DIMMs installed should be balanced across both memory branches. For example: a four-DIMM configuration will perform better than a two-DIMM configuration and should be installed in DIMM slots A1, B1, C1, and D1. An eight-DIMM configuration will perform better then a six-DIMM configuration.
- Although mixed DIMM capacities between channels are supported, Intel does not validate DIMMs in mixed DIMM configurations.

3.1.3.3.1 Minimum Non-Mirrored Mode Configuration

The server board is capable of supporting a minimum of one DIMM installed. However, for system performance reasons, Intel's recommendation is that at least two DIMMs be installed.

The following diagram shows the recommended minimum DIMM memory configuration. Populated DIMM slots are shown in **gray**.





Note: The server board supports single DIMM mode operation. Intel will only validate and support this configuration with a single 512 MB x8 FBDIMM installed in DIMM socket A1.

3.1.3.4 Non-mirrored Mode Memory Upgrades

The minimum memory upgrade increment is two DIMMs per branch. The DIMMs must cover the same slot position on both channels. DIMMs pairs must be identical with respect to size, speed, and organization. DIMMs that cover adjacent slot positions do not need to be identical.

When adding two DIMMs to the configuration shown in Figure 13 (above), the DIMMs should be populated in DIMM sockets C1 and D1 as shown in the following figure. Populated DIMM sockets are shown in **gray**.




Figure 14. Recommended Four DIMM Configuration

Functionally, DIMM sockets A2 and B2 could also have been populated instead of DIMM sockets C1 and D1. However, your system will not achieve equivalent performance. Figure 13 on the previous page, shows the supported DIMM configuration that is recommended because it allows both branches to operate independently and simultaneously. FBD bandwidth is doubled when both branches operate in parallel.

3.1.3.4.1 Mirrored Mode Memory Configuration

When operating in mirrored mode, both branches operate in lock step. In mirrored mode, branch 1 contains a replicate copy of the data in branch 0. The minimum DIMM configuration to support memory mirroring is four DIMMs, populated as shown in Figure 14, above. All four DIMMs must be identical with respect to size, speed, and organization.

To upgrade a four-DIMM mirrored memory configuration, four additional DIMMs must be added to the system. All four DIMMs in the second set must be identical to the first with the exception of speed. The MCH will adjust to the lowest speed DIMM.

3.1.3.4.2 Sparing Mode Memory Configuration

The MCH provides memory sparing capabilities. Sparing is a RAS feature that involves configuring a DIMM to be placed in reserve so it can be used to replace a DIMM that fails. DIMM sparing occurs within a given bank of memory and is not supported across branches. There are two supported Memory Sparing configurations, which are given below:

- Single Branch Mode Sparing
- Dual Branch Mode Sparing

3.1.3.4.2.1 Single Branch Mode Sparing




Figure 15. Single Branch Mode Sparing DIMM Configuration

- DIMM_A1 and DIMM_B1 must be identical in organization, size, and speed.
- DIMM_A2 and DIMM_B2 must be identical in organization, size, and speed.
- DIMM_A1 and DIMM_A2 need not be identical in organization, size, and speed.
- DIMM_B1 and DIMM_B2 need not be identical in organization, size, and speed.
- Sparing should be enabled in the BIOS setup.
- The BIOS will configure Rank Sparing Mode.
- The larger of the pairs {DIMM_A1, DIMM_B1} and {DIMM_A2, DIMM_B2} will be selected as the spare pair unit.

3.1.3.4.2.2 Dual Branch Mode Sparing

Dual branch mode sparing requires that all eight DIMM sockets be populated and must comply with the following population rules:

- DIMM_A1 and DIMM_B1 must be identical in organization, size, and speed.
- DIMM_A2 and DIMM_B2 must be identical in organization, size, and speed.
- DIMM_C1 and DIMM_D1 must be identical in organization, size, and speed.
- DIMM_C2 and DIMM_D2 must be identical in organization, size, and speed.
- DIMM_A1 and DIMM_A2 need not be identical in organization, size, and speed.
- DIMM_B1 and DIMM_B2 need not be identical in organization, size, and speed.

- DIMM_C1 and DIMM_C2 need not be identical in organization, size, and speed.
- DIMM_D1 and DIMM_D2 need not be identical in organization, size, and speed.
- Sparing should be enabled in the BIOS setup.
- The BIOS will configure Rank Sparing Mode.
- The larger of the pairs {DIMM_A1, DIMM_B1}, {DIMM_A2, DIMM_B2}, {DIMM_C1, DIMM_D1}, and {DIMM_C2, DIMM_D2} are selected as the spare pair units.

3.1.3.4.2.3 Dual-Ranked DIMM Sparing

When a dual-ranked FBDIMM is used as a spare, the BIOS has the ability to independently select a physical rank on that FBDIMM as the spare unit and utilize the other physical rank as a normal unit. This selective sparing ensures maximization of available memory while still providing RAS. However, populating differently-ranked FBDIMMs for sparing is not a good practice and may yield unpredictable results.

3.1.4 Snoop Filter (5000X MCH only)

The 5000X version of the MCH includes a snoop filter. Depending on the application of the server, this feature can be used to enhance the performance of the server by eliminating traffic on the snooped system bus of the processor being snooped. By removing snoops from the snooped bus, the full bandwidth is available for other transactions.

3.2 Enterprise South Bridge (ESB2-E)

The ESB2-E is a multi-function device that provides four distinct functions: an I/O controller, a PCI-X bridge, a GB Ethernet controller, and a baseboard management controller (BMC). Each function has its own set of configuration registers. Once configured, each appears to the system as a distinct hardware controller.

The ESB2-E provides the gateway to all PC-compatible I/O devices and features. The server boards use the following ESB2-E features:

- PCI-X bus interface
- Six-channel SATA interface with SATA Busy LED Control
- Dual GbE MAC
- Baseboard Management Controller (BMC)
- Single ATA interface, with Ultra DMA 100 capability
- Universal Serial Bus 2.0 (USB) interface
- Removable media drives
- LPC bus interface
- PC-compatible timer/counter and DMA controllers
- APIC and 8259 interrupt controller
- Power management
- System RTC
- General purpose I/O

This section describes the function of most of the listed features as they pertain to these server boards. For more detailed information, see the *Intel®* S5000 Server Board Family Datasheet or the *Intel®* 631xESB/632xESB I/O Controller Hub Datasheet.

3.2.1 PCI Subsystem

The primary I/O buses for the server board are PCI, PCI Express*, and PCI-X, with six independent PCI bus segments. The PCI buses comply with the *PCI Local Bus Specification*, Revision 2.3. The following table lists the characteristics of the PCI bus segments. Details about each bus segment follow the table.

| PCI Bus Segment | Voltage | Width | Speed | Туре | PCI I/O Card Slots |
|--------------------------------|-------------|--------|---------|----------|--|
| PCI32 | 3.3 V | 32-bit | 33 MHz | PCI | None. Used internally for video controller |
| ESB2-E | | | | | |
| PXA | 3.3 V/5.0 V | 64-bit | 100 MHz | PCI-X | PCI-X Slot 1 |
| ESB2-E | | | | | |
| PXA | 3.3 V/5.0 V | 64-bit | 133 MHz | PCI-X | PCI-X Slot 2 |
| ESB2-E | | | | | |
| PE0 | 3.3 V | x4 | 10 Gb/S | PCI | x4 throughput PCI Express* Slot 4 |
| ESB2-E PCI Express* Port0 | | | | Express* | (Special keyed for ROMB card) |
| PE1 | 3.3 V | x4 | 10 Gb/S | PCI | x4 throughput PCI Express* Slot 3 (SAS |
| ESB2-E PCI Express* Port1 | | | | Express* | SKU); x8 throughput PCI Express* Slot 3 by combining PE2 and PE1 (SATA and ROMB SKU) |
| PE2 | 3.3 V | x4 | 10 Gb/S | PCI | X4 throughput to on-board SAS (re-routed |
| ESB2-E PCI Express* Port2 | | | | Express* | to Slot 3 in SATA SKU or ROMB SKU) |
| PE4, PE5 | 3.3 V | x8 | 20 Gb/S | PCI | x8 throughput PCI Express* Slot 5 |
| BNB PCI Express* Ports 4, 5 | | | | Express* | |
| PE6, PE7 | 3.3 V | x8 | 20 Gb/S | PCI | x8 throughput PCI Express* Slot 6 |
| BNB PCI Express* Ports 6, 7 | | | | Express* | |

Table 8. PCI Bus Segment Characteristics

3.2.1.1 PCI32: 32-bit, 33-MHz PCI Subsystem

All 32-bit, 33-MHz PCI I/O is directed through the ESB2-E ICH6. The 32-bit, 33-MHz PCI segment created by the ESB2-E-ICH6 is known as the PCI32 segment. The PCI32 segment supports the following embedded devices:

2D Graphics Accelerator: ATI* ES1000 Video Controller

3.2.1.2 PXA: 64-bit, 133-MHz PCI Subsystem

One 64-bit PCI-X bus segment is directed through the ESB2-E ICH6. This PCI-X segment, PXA, is routed to PCI-X Slots 1 and 2. With only one PCI-X adapter populated in Slot 2 and Slot 1 left empty, PCI-X Slot 2 supports a maximum speed of 133 MHz. With both Slot 1 and Slot 2 populated, Slot 2 supports a maximum speed of 100MHz. PCI-X Slot 1 supports a maximum speed of 100 MHz even when Slot 2 is not populated.

3.2.1.3 PEO: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE0, is routed to PCI Express* Slot 4 that is special keyed to support ROMB card.

3.2.1.4 PE1: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE1, is routed to PCI Express* Slot 3. This becomes a x8 PCI Express* bus segment by combining PE2 with PE1 for SATA server board or ROMB server board that do not have on-board SAS controller.

3.2.1.5 PE2: One x4 PCI Express* Bus Segment

One x4 PCI Express* bus segment is directed through the ESB2-E. This PCI Express* segment, PE2, is routed to PCI Express* Slot 3 for server boards that do not have on-board SAS controller (SATA server board or ROMB server board), or to the on-board SAS controller for server boards that do have on-board SAS controller (SAS server board).

3.2.1.6 PE4, PE5: Two x4 PCI Express* Bus Segments

Two x4 PCI Express* bus segments are directed through the MCH. These PCI Express* segments, PE4 and PE5, are routed to PCI Express* Slot 5.

3.2.1.7 PE6, PE7: Two x4 PCI Express* Bus Segments

Two x4 PCI Express* bus segments are directed through the MCH. These PCI Express* segments, PE6 and PE7, are routed to PCI Express* Slot 6.

3.2.1.8 PCI Express* Riser Slot

PCI Express* Slot 6 supports third-party riser cards for both 1U and 2U system configurations. Two PCI Express* pins are designated as Riser Type pins with the definitions noted in the following table:

| Slot 6 Setup ¹ | LP Riser Type 1 | | LP Riser Type 0 | |
|--|-----------------|-------------|-----------------|-------------|
| | GPI: | ESB2 GPI 28 | GPI: | ESB2 GPI 27 |
| | PCI-E Pin: | B48 [RSVD] | PCI-E Pin: | B49 [GND] |
| 2U Riser, 2 x4 PCI Express* Slots ² | | 0 | | 1 |
| 1U Riser, 1 x8 PCI Express* Slot ³ | | 1 | | 0 |

Table 9. PCI Express* Slot 6 Riser Setup

Notes:

1. The server board contains a weak pull-up resistor on the two Riser Type nets.

- 2. The 2U riser card needs to pull-down the PCI Express* pin B48 with a 0 ohm resistor and leave as a No-Connect (NC) PCI Express* pin B49.
- 3. The 1U riser card needs to follow the standard PCI Express* Adapter pin-out by leaving pin B48 as a No-Connect (NC) and pin B49 as ground.

The following table provides the supported bus throughput for the given riser card used and the number of add-in cards installed:

Table 10. PCI Express* Slot 6 Riser Support

| PCI Express* Slot 6 Riser Support | 1 add-in card | 2 add-in cards |
|-----------------------------------|---------------|----------------|
| 1U Riser Card | X8 | NA |
| 2U Riser Card | X4 | X4 |

Note: There are no population rules for installing a single add-in card in the 2U riser card; a single add-in card can be installed in either PCI Express* slot.

3.2.2 Serial ATA Support

The ESB2-E has an integrated Serial ATA (SATA) controller that supports independent DMA operation on six ports and supports data transfer rates of up to 3.0 Gb/s. The six SATA ports on the server board are numbered SATA-0 through SATA-5. The SATA ports can be enabled/disabled and/or configured by accessing the BIOS Setup utility during POST.

3.2.2.1 Intel[•] Embedded Server RAID Technology II Support

The on-board storage capability of this server board includes support for Intel[®] Embedded Server RAID Technology, which provides three standard software RAID levels: data stripping (RAID Level 0), data mirroring (RAID Level 1), and data stripping with mirroring (RAID Level 10). For higher performance, data stripping can be used to alleviate disk bottlenecks by taking advantage of the dual independent DMA engines that each SATA port offers. Data mirroring is used for data security. Should a disk fail, a mirrored copy of the failed disk is brought online. There is no loss of either PCI resources (request/grant pair) or add-in card slots.

With the addition of an optional Intel[®] RAID Activation Key, Intel[®] Embedded Server RAID Technology is also capable of providing fault tolerant data stripping (software RAID Level 5), such that if a SATA hard drive should fail, the lost data can be restored on a replacement drive from the other drives that make up the RAID 5 pack.

For the location of Intel[®] RAID Activation Key connector, see Figure 2.

Intel[®] Embedded Server RAID Technology functionality requires the following items:

Intel[®] ESB-2 I/O Controller Hub

- Intel[®] Embedded Server RAID Technology Option ROM
- Intel[®] Embedded Server RAID Technology II drivers, most recent revision
- At least two SATA hard disk drives

Intel[®] Embedded Server RAID Technology is not available in the following configurations:

- The SATA controller in Legacy mode or AHCI mode
- Intel[®] Embedded Server RAID Technology II has been disabled

3.2.2.2 Intel[•] Embedded Server RAID Technology Option ROM

The Intel[®] Embedded Server RAID Technology for SATA Option ROM provides a pre-OS user interface for the Intel[®] Embedded Server RAID Technology implementation and provides the ability for an Intel[®] Embedded Server RAID Technology volume to be used as a boot disk as well as to detect any faults in the Intel[®] Embedded Server RAID Technology volume (s) attached to the Intel[®] RAID controller.

3.2.3 Parallel ATA (PATA) Support

The integrated IDE controller of the ESB2-E ICH6 provides one IDE channel. It redefines signals on the IDE cable to allow both host and target throttling of data and transfer rates of up to 100 MB/s. For this server board, the IDE channel was designed to provide optical drive support to the platform. The BIOS initializes and supports ATAPI devices such as LS-120/240, CD-ROM, CD-RW and DVD-ROM. The IDE channel is accessed through a single standard 40-pin IDE connector (J2J2) that provides the I/O signals. The ATA channel can be configured and enabled or disabled by accessing the BIOS Setup utility during POST.

3.2.4 USB 2.0 Support

The USB controller functionality integrated into ESB2-E provides the server board with the interface for up to eight USB 2.0 ports. Four external connectors are located on the back edge of the server board. One internal 2x5 header (J3J1) is provided, capable of supporting two optional USB 2.0 ports. One USB port Type A connector (J3G1) is provided to support installation of a USB device inside the server chassis. An additional USB port is dedicated to the Intel[®] Remote Management Module (Intel[®] RMM) connector.

3.3 Video Support

The server board provides an ATI* ES1000 PCI graphics accelerator, along with 16 MB of video DDR SDRAM and support circuitry for an embedded SVGA video subsystem. The ATI* ES1000 chip contains an SVGA video controller, clock generator, 2D engine, and RAMDAC in a 359-pin BGA. One 4M x 16 x 4-bank DDR SDRAM chip provides 16 MB of video memory.

The SVGA subsystem supports a variety of modes, up to 1024 x 768 resolution in 8/16/32 bpp modes under 2D. It also supports both CRT and LCD monitors up to a 100 Hz vertical refresh rate.

Video is accessed using a standard 15-pin VGA connector found on the back edge of the server board. The on-board video controller can be disabled using the BIOS Setup utility or when an add-in video card is installed. The system BIOS provides the option for dual-video operation when an add-in video card is configured in the system.

3.3.1 Video Modes

The ATI* ES1000 chip supports all standard IBM* VGA modes. The following table shows the 2D modes supported for both CRT and LCD:

| 2D Mode | Refresh Rate (Hz) | 2D Video Mode Support | | |
|-----------|---|-----------------------|-----------|-----------|
| | | 8 bpp | 16 bpp | 32 bpp |
| 640x480 | 60, 72, 75, 85, 90, 100, 120, 160, 200 | Supported | Supported | Supported |
| 800x600 | 60, 70, 72, 75, 85, 90, 100, 120,160 | Supported | Supported | Supported |
| 1024x768 | 60, 70, 72, 75,85,90,100 | Supported | Supported | Supported |
| 1152x864 | 43,47,60,70,75,80,85 | Supported | Supported | Supported |
| 1280x1024 | 60,70,74,75 | Supported | Supported | Supported |
| 1600x1200 | 52 | Supported | Supported | Supported |

Table 11. Video Modes

3.3.2 Video Memory Interface

The memory controller subsystem of the ATI* ES1000 arbitrates requests from the direct memory interface, the VGA graphics controller, the drawing co-processor, the display controller, the video scalar, and the hardware cursor. Requests are serviced in a manner that ensures display integrity and maximum CPU/co-processor drawing performance.

The server board supports a 16 MB (4 Meg x 16-bit x 4 banks) DDR SDRAM device for video memory.

3.3.3 Dual Video

The BIOS supports single- and dual-video modes. The dual-video mode is enabled by default.

- In single mode (Dual Monitor Video = disabled), the on-board video controller is disabled when an add-in video card is detected.
- In dual mode (On-board Video = enabled, Dual Monitor Video = enabled), the on-board video controller is enabled and will be the primary video device. The external video card will be allocated resources and is considered the secondary video device. The BIOS Setup utility provides options to configure the feature as follows:

| On-board Video | Enabled | - |
|--------------------|----------|--|
| | Disabled | |
| Dual Monitor Video | Enabled | Shaded if on-board video is set to "Disabled". |
| | Disabled | |

3.4 SAS Controller

The LSI SAS1064e controller supports x4 PCI Express* link widths and is a single-function PCI Express* end-point device. The SAS controller supports the SAS protocol as described in the Serial Attached SCSI Standard, version 1.0. The controller also supports SAS 1.1 features.

The LSI SAS1064e controller supports a 32-bit external memory bus that provides an interface for Flash ROM and NVSRAM devices.

3.4.1 SAS RAID Support

RAID modes 0, 1, and 10 are supported. An optional SAS RAID Key can be used to support Software RAID 5. The server board can support up to four hard drives with a non-expander backplane or support up to eight hard drives with an expander backplane.

3.4.2 SAS/SATA Connector Sharing

Four SATA connectors are shared between SATA and SAS, depending on the version of the server board. For SAS server boards, four of the six SATA connectors are used for SAS functionality. For SATA server boards, all six SATA connectors are used for SATA functionality.

3.5 Network Interface Controller (NIC)

Network interface support is provided from the built-in Dual GbE MAC features of the ESB2 in conjunction with the Intel[®] 82563EB compact Physical Layer Transceiver (PHY). Together, they provide the server board with support for dual LAN ports designed for 10/100/1000 Mbps operation.

The Intel[®] 82563EB device is based upon proven PHY technology integrated into Intel's gigabit Ethernet controllers. The physical layer circuitry provides a standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab). The 82563EB device is capable of transmitting and receiving data at rates of 1000 Mbps, 100 Mbps, or 10 Mbps.

Each network interface controller (NIC) drives two LEDs located on each network interface connector. The link/activity LED (at the left of the connector) indicates network connection when on, and transmit/receive activity when blinking. The speed LED (at the right of the connector) indicates 1000-Mbps operation when amber, 100-Mbps operation when green, and 10-Mbps operation when off. The following table provides an overview of the LEDs:

| LED Color | LED State | NIC State |
|---------------------|-----------|---------------------------|
| | Off | 10 Mbps |
| Green/Amber (Right) | Green | 100 Mbps |
| | Amber | 1000 Mbps |
| Green (Left) | On | Active Connection |
| | Blinking | Transmit/Receive activity |

Table 12. NIC Status LED

3.5.1 Intel[•] I/O Acceleration Technolgy (Intel[•] I/OAT)

Intel[®] I/O Acceleration Technology moves network data more efficiently through Intel[®] Xeon[®] processor 5000 sequence-based servers for improved application responsiveness across diverse operating systems and virtualized environments. Intel[®] I/OAT improves network application responsiveness by unleashing the power of Intel[®] Xeon[®] processors 5000 sequence

through more efficient network data movement and reduced system overhead. Intel multi-port network adapters with Intel[®] I/OAT provide high-performance I/O for server consolidation and virtualization via stateless network acceleration that seamlessly scales across multiple ports and virtual machines. Intel[®] I/OAT provides safe and flexible network acceleration through tight integration into popular operating systems and virtual machine monitors, avoiding the support risks of third-party network stacks and preserving existing network requirements such as teaming and failover.

3.5.2 MAC Address Definition

Each Intel[®] Server Board S5000PSL/S5000XSL has four MAC addresses assigned to it at the Intel factory. During the manufacturing process, each server board will have a white MAC address sticker placed on the board. The sticker will display the MAC address in both bar code and alphanumeric formats. The printed MAC address is assigned to NIC 1 on the server board. NIC 2 is assigned the NIC 1 MAC address + 1.

Two additional MAC addresses are assigned to the Baseboard Management Controller (BMC) embedded in the ESB-2. These MAC addresses are used by the BMC's embedded network stack to enable IPMI remote management over LAN. BMC LAN Channel 1 is assigned the NIC1 MAC address + 2, and BMC LAN Channel 2 is assigned the NIC2 MAC address + 2

3.6 Super I/O

Legacy I/O support is provided by using a National Semiconductor* PC87427 Super I/O device. This chip contains all of the necessary circuitry to support the following functions:

- GPIOs
- Two serial ports
- Keyboard and mouse support
- Wake-up control
- System health support

3.6.1 Serial Ports

The server board provides two serial ports: an external DB9 serial port and an internal DH10 serial header. The rear DB9 serial A port is a fully-functional serial port that can support any standard serial device.

Serial B is an optional port that is accessed through a 9-pin internal DH-10 header. A standard DH10 to DB9 cable can be used to direct serial B to the rear of a chassis. The serial B interface follows the standard RS232 pin-out as defined in the following table:

| Pin | Signal Name | Serial Port B Header Pin-out |
|-----|-------------|------------------------------|
| 1 | DCD | |
| 2 | DSR | |
| 3 | RX | |
| 4 | RTS | 3 0 0 4 |
| 5 | ТХ | 5 0 0 6 |
| 6 | CTS | 7 0 0 8 |
| 7 | DTR | 9 0 1 |
| 8 | RI | |
| 9 | GND | |

Table 13. Serial B Header Pin-out

3.6.2 Floppy Disk Controller

The server board does not support a floppy disk controller interface. However, the system BIOS recognizes USB floppy devices.

3.6.3 Keyboard and Mouse Support

Dual-stacked PS/2 ports are provided on the back edge of the server board for keyboard and mouse support. Either port can support a mouse or keyboard. Neither port supports hot plugging.

3.6.4 Wake-up Control

The super I/O contains functionality that allows various events to power on and power off the system.

3.6.5 System Health Support

The super I/O provides an interface via GPIOs for BIOS and system management firmware to activate the diagnostic LEDs, the FRU fault indicator LEDs for processors, FBDIMMs, fans and the system status LED. For the location of the LEDs on the server board, see Chapter 0.

The super I/O provides PMW fan control to the system fans, monitors tach and presence signals for the system fans and monitors server board and front panel temperature.

4. Platform Management

The platform management subsystem is based on the integrated Baseboard Management Controller features of the ESB2-E. The on-board platform management subsystem consists of communication buses, sensors, system BIOS, and server management firmware. The following diagram provides an overview of the Server Management Bus (SMBus) architecture used on this server board.

See Appendix B for on-board sensor data.

For more detailed platform management information, see the *Intel[®] S5000 Server Board Family Datasheet.*




Figure 16. SMBus Block Diagram

_

-

5. Connector/Header Locations and Pin-outs

5.1 Board Connector Information

-

The following section provides detailed information regarding all connectors, headers and jumpers on the server board.

The following table lists all connector types available on the board and the corresponding reference designators printed on the silkscreen:

- - -

| Connector | Quantity | Reference Designators | Connector Type | Pin Count |
|--------------------------------|----------|--|---|-----------|
| Power supply | 4 | J9B5 | Main power | 24 |
| | | J3J2 | CPU power | 8 |
| | | J9D1 | P/S aux/IPMB | 5 |
| | | J5A2 | P12V4 power | 4 |
| CPU | 2 | J8G1, J5G1 | CPU sockets | 771 |
| Main memory | 8 | J7B1, J7B2, J7B3, J8B1, J8B2, J8B3, J9B1, J9B2 | DIMM sockets | 240 |
| PCI-X | 2 | J1B2, J2B1 | Card edge | |
| PCI Express* x8 | 2 | J2B2, J3B1 | Card edge | |
| PCI Express* x16 | 2 | J4B2, J4B1 | Card edge | |
| Intel [®] RMM | 1 | J5B1 | Mezzanine | 120 |
| RMM NIC | 1 | J3B2 | Mezzanine | 40 |
| RAID Key | 2 | J1E1, J1D3 | Key holder | 3 |
| IDE | 1 | J2J2 | Shrouded header | 40 |
| System fans | 4 | J3H1, J3H2, J3H3, J3H4 | Header | 6 |
| System fans | 2 | J9B3, J9B4 | Header | 4 |
| CPU fans | 2 | J9J1, J5J1 | Header | 4 |
| Battery | 1 | XBT4D1 | Battery holder | 3 |
| Keyboard/mouse | 1 | J9A1 | PS/2, stacked | 12 |
| Stacked RJ45/2xUSB | 2 | JA6A1, JA6A2 | External LAN built-in magnetic and dual USB | 22 |
| Stacked video/verial port A | 1 | J7A1 | External DSub/DB9 | 24 |
| Serial port B | 1 | J1B1 | Header | 10 |
| Front panel | 1 | J1E4 | Header | 24 |
| Internal USB | 1 | J3J1 | Header | 10 |
| Internal USB | 1 | J3G1 | Type A connector | 4 |
| Chassis Intrusion | 1 | J1A1 | Header | 2 |
| Serial ATA/SAS | 6 | J1G1, J1F2, J1H1, J1G2, J1J1, J1H2 | Header | 7 |
| HSBP/SGPIO | 4 | J1J2, J1J7, J2H1, J1J5 | Header | 4 |
| SES I2C | 1 | J1J3 | Header | 3 |

Table 14. Board Connector Matrix

| Connector | Quantity | Reference Designators | Connector Type | Pin Count |
|-----------------------|----------|---|----------------|-----------|
| LCP/AUX IPMB | 1 | J2J1 | Header | 4 |
| IPMB | 1 | J4J1 | Header | 3 |
| HDD Activity | 1 | J2J3 | Header | 2 |
| Configuration jumpers | 4 | J1D2 (Password Clear), J1D1 (CMOS Clear), J1C3 (BIOS Bank Select), J1E3 (BMC Force Update) | Jumper | 3 |

5.2 Power Connectors

The main power supply connection uses an SSI-compliant 2x12 pin connector (J9B5). In addition, there are three additional power related connectors:

- One SSI-compliant 2x4 pin power connector (J3J2) provides 12 V power to the CPU Voltage Regulators.
- One SSI-compliant 1x5 pin connector (J9D1) provides I²C monitoring of the power supply.
- One SSI-compliant 2x2 pin connector (J5A2) provides additional 12 V power to the server board.

The following tables define the connector pin-outs:

| Pin | Signal | Color | Pin | Signal | Color |
|-----|----------|--------|-----|-------------|--------|
| 1 | +3.3 Vdc | Orange | 13 | +3.3 Vdc | Orange |
| 2 | +3.3 Vdc | Orange | 14 | -12 Vdc | Blue |
| 3 | GND | Black | 15 | GND | Black |
| 4 | +5 Vdc | Red | 16 | PS_ON# | Green |
| 5 | GND | Black | 17 | GND | Black |
| 6 | +5 Vdc | Red | 18 | GND | Black |
| 7 | GND | Black | 19 | GND | Black |
| 8 | PWR_OK | Gray | 20 | RSVD_(-5 V) | White |
| 9 | 5 VSB | Purple | 21 | +5 Vdc | Red |
| 10 | +12 Vdc | Yellow | 22 | +5 Vdc | Red |
| 11 | +12 Vdc | Yellow | 23 | +5 Vdc | Red |
| 12 | +3.3 Vdc | Orange | 24 | GND | Black |

Table 15. Power Connector Pin-out (J9B5)

| Pin | Signal | Color |
|-----|---------|--------------|
| 1 | GND | Black |
| 2 | GND | Black |
| 3 | GND | Black |
| 4 | GND | Black |
| 5 | +12 Vdc | Yellow/black |
| 6 | +12 Vdc | Yellow/black |
| 7 | +12 Vdc | Yellow/black |
| 8 | +12 Vdc | Yellow/black |

Table 16. 12 V Power Connector Pin-out (J3J2)

Table 17. Power Supply Signal Connector Pin-out (J9D1)

| Pin | Signal | Color |
|-----|----------------------|--------|
| 1 | SMB_CLK_ESB_FP_PWR_R | Orange |
| 2 | SMB_DAT_ESB_FP_PWR_R | Black |
| 3 | SMB_ALRT_3_ESB_R | Red |
| 4 | 3.3 V SENSE- | Yellow |
| 5 | 3.3 V SENSE+ | Green |

Table 18. P12V4 Power Connector Pin-out (J5A2)

| Pin | Signal | Color |
|-----|---------|--------------|
| 1 | GND | Black |
| 2 | GND | Black |
| 3 | +12 Vdc | Yellow/black |
| 4 | +12 Vdc | Yellow/black |

5.3 System Management Headers

5.3.1 Intel[®] Remote Management Module (Intel[®] RMM) Connector

A 120-pin Intel[®] RMM connector (J5B1) is included on the server board to support the optional Intel[®] Remote Management Module. There is no support for third-party ASMI cards on this server board.

Note: This connector is not compatible with the Intel[®] Server Management Module Professional Edition (Product Code: AXXIMMPRO) or the Intel[®] Server Management Module Advanced Edition (Product Code: AXXIMMADV).

| Pin | Signal Name | Pin | Signal Name |
|-----|--------------------|-----|--------------------|
| 1 | Reserved - NC | 2 | GND |
| 3 | ESB_PLT_RST_G1_N | 4 | Reserved - NC |
| 5 | GND | 6 | Reserved - NC |
| 7 | Reserved - NC | 8 | GND |
| 9 | Reserved - NC | 10 | GND |
| 11 | GND | 12 | Reserved - NC |
| 13 | GND | 14 | IRQ_SERIAL_R |
| 15 | USB_ESB_P7P | 16 | GND |
| 17 | USB_ESB_P7N | 18 | GND |
| 19 | GND | 20 | Reserved - NC |
| 21 | P3V3 | 22 | Reserved - NC |
| 23 | LPC_LAD<0> | 24 | GND |
| 25 | LPC_LAD<1> | 26 | LPC_FRAME_N |
| 27 | P3V3 | 28 | LPC_LAD<2> |
| 29 | LPC_LCLK | 30 | LPC_LAD<3> |
| 31 | P3V3 | 32 | P3V3 |
| 33 | SMB_1_3V3SB_MS_DAT | 34 | SMB_IPMB_3V3SB_DAT |
| 35 | SMB_1_3V3SB_SL_DAT | 36 | SMB_IPMB_3V3SB_CLK |
| 37 | SMB_1_3V3SB_MS_CLK | 38 | SMB_0_3V3SB_MS_CLK |
| 39 | SMB_1_3V3SB_INT | 40 | SMB_0_3V3SB_INT |
| 41 | P3V3_AUX | 42 | SMB_0_3V3SB_MS_DAT |
| 43 | SPB_IMM_DSR_N | 44 | SMB_0_3V3SB_SL_DAT |
| 45 | SPB_IMM_RTS_N | 46 | P3V3_AUX |
| 47 | SPB_IMM_CTS_N | 48 | FM_IMM_PRESENT_N |
| 49 | SPB_IMM_DCD_N | 50 | SPB_IMM_DTR_N |
| 51 | SPB_RI_N | 52 | SPB_IMM_SIN |
| 53 | SPB_IMM_SOUT | 54 | P3V3_AUX |
| 55 | P3V3_AUX | 56 | V_LCDDATA7 |
| 57 | V_LCDCNTL3 | 56 | V_LCDDATA6 |
| 59 | P3V3_AUX | 60 | V_LCDDATA5 |
| 61 | Reserved - NC | 62 | V_LCDDATA4 |
| 63 | Reserved - NC | 64 | V_LCDDATA3 |
| 65 | GND | 66 | V_LCDCNTL1 |
| 67 | V_LCDCNTL0 | 68 | GND |
| 69 | Reserved - NC | 70 | V_LCDDATA15 |
| 71 | GND | 72 | V_LCDDATA714 |
| 73 | V_LCDDATA23 | 74 | V_LCDDATA13 |
| 75 | V_LCDDATA22 | 76 | V_LCDDATA12 |
| 77 | V_LCDDATA21 | 78 | V_LCDDATA11 |
| 79 | V_LCDDATA20 | 80 | GND |
| 81 | V_LCDDATA19 | 82 | V_LCDCNTL2 |

Table 19. RMM Connector Pin-out (J5B1)

| Pin | Signal Name | Pin | Signal Name |
|-----|------------------------|-----|-----------------------|
| 83 | GND | 84 | V_DVO_DDC_SDA |
| 85 | FM_MAN_LAN_TYPE1 | 86 | V_DVO_DDC_SCL |
| 87 | FM_MAN_LAN_TYPE2 | 88 | RST_PS_PWRGD |
| 89 | Reserved - NC | 90 | Reserved - NC |
| 91 | Reserved - NC | 92 | Reserved - NC |
| 93 | MII_MDC_RMII_SPARE | 94 | Reserved - NC |
| 95 | MII_COL_RMIIB_RXER | 96 | GND |
| 97 | GND | 98 | MII_CRS_RMIIB_CRS |
| 99 | MII_TXER_RMIIB_TXEN | 100 | MII_TXCLK_RMIIB_RXCLK |
| 101 | MII_MDIO_RMIIB_PRESENT | 102 | GND |
| 103 | GND | 104 | MII_TXD3_RMIIB_TXD1 |
| 105 | MII_RXD3_RMIIB_RXD1 | 106 | MII_TXD2_RMIIB_TXD0 |
| 107 | MII_RXD2_RMIIB_RXD0 | 108 | GND |
| 109 | GND | 110 | MII_TXD1_RMIIA_TXD1 |
| 111 | MII_RXD1_RMIIA_RXD1 | 112 | MII_TXD0_RMIIA_TXD0 |
| 113 | MII_RXD0_RMIIA_RXD0 | 114 | GND |
| 115 | GND | 116 | MII_TXEN_RMIIA_TXEN |
| 117 | MII_RXCLK | 118 | MII_RXER_RMIIA_TXER |
| 119 | MII_RXDV_RMIIA_CRS | 120 | GND |

5.3.2 LCP/AUX IPMB Header

| Pin | Signal Name | Description |
|-----|-------------------|-------------------------------|
| 1 | SMB_IPMB_5VSB_DAT | BMC IMB 5V standby data line |
| 2 | GND | Ground |
| 3 | SMB_IPMB_5VSB_CLK | BMC IMB 5V standby clock line |
| 4 | P5V_STBY | +5 V standby power |

5.3.3 IPMB Header

Table 21. IPMB Header Pin-out (J4J1)

| Pin | Signal Name | Description |
|-----|-------------------|-------------------------------|
| 1 | SMB_IPMB_5VSB_DAT | BMC IMB 5V Standby Data Line |
| 2 | GND | Ground |
| 3 | SMB_IPMB_5VSB_CLK | BMC IMB 5V Standby Clock Line |

5.3.4 HSBP Header

Table 22. HSBP Header Pin-out (J1J7, J1J2)

| Pin | Signal Name | Description |
|-----|-----------------|-----------------------|
| 1 | SMB_IPMB_5V_DAT | BMC IMB 5V Data Line |
| 2 | GND | Ground |
| 3 | SMB_IPMB_5V_CLK | BMC IMB 5V Clock Line |
| 4 | GND – HSBP_A | Ground for HSBP A |
| | P5V – HSBP_B | +5V for HSBP B |

5.3.5 SGPIO Header

Table 23. SGPIO Header Pin-out (J2H1, J1J5)

| Pin | Signal Name | Description |
|-----|---------------|--------------------|
| 1 | SGPIO_CLOCK | SGPIO Clock Signal |
| 2 | SGPIO_LOAD | SGPIO Load Signal |
| 3 | SGPIO_DATAOUT | SGPIO Data Out |
| 4 | SGPIO_DATAIN | SGPIO Data In |

5.3.6 SES I²C

Table 24. SES I²C Header Pin-out (J1J3)

| Pin | Signal Name | Description |
|-----|-----------------|-----------------------|
| 1 | SMB_SAS_3V3_DAT | BMC SAS 3V Data Line |
| 2 | GND | Ground |
| 3 | SMB_SAS_3V3_CLK | BMC SAS 3V Clock Line |

5.3.7 HDD Activity LED Header

Table 25. HDD Activity LED Header Pin-out (J2J3)

| Pin | Signal Name | Description |
|-----|-----------------|------------------------|
| 1 | LED_SCSI_CONN_N | HDD Activity LED Input |
| 2 | GND | Ground |

5.4 Front Panel Connector

The server board provides a 24-pin SSI front panel connector (J1E4) for use with Intel[®] and third-party chassis. The following table provides the pin-out for this connector.

| Pin | Signal Name | Description | Pin | Signal Name | Description |
|-----|----------------------------------|--------------------------------------|-----|----------------------------|-------------------------|
| | Signarianie | Description | | Signaria | Description |
| 1 | P3V3_STBY (Power_LED_Anode) | Power LED + | 2 | P3V3_STBY | Front Panel Power |
| 3 | Кеу | No Connection | 4 | P5V_STBY (ID LED Anode) | ID LED + |
| 5 | FP_PWR_LED_N | Power LED - | 6 | FP_ID_LED_BUF_N | ID LED - |
| 7 | P3V3 (HDD_ACTIVITY_Ano de) | HDD Activity LED + | 8 | FP_LED_STATUS_ GREEN_N | Status LED Green - |
| 9 | LED_HDD_ACTIVITY _N | HDD Activity LED - | 10 | FP_LED_STATUS_ AMBER_N | Status LED Amber - |
| 11 | FP_PWR_BTN_N | Power Button | 12 | NIC1_ACT_LED_N | NIC 1 Activity LED - |
| 13 | GND (Power Button GND) | Power Button Ground | 14 | NIC1_LINK_LED_N | NIC 1 Link LED - |
| 15 | BMC_RST_BTN_N | Reset Button | 16 | SMB_SENSOR_3V 3STB_DATA | SMB Sensor DATA |
| 17 | BND (Reset GND) | Reset Button Ground | 18 | SMB_SENSOR_3V 3STB_CLK | SMB Sensor Clock |
| 19 | FP_ID_BTN_N | ID Button | 20 | FP_CHASSIS_INTR U | Chassis Intrusion |
| 21 | FM_SIO_TEMP_SEN SOR | Front Panel Temperature Sensor | 22 | NIC2_ACT_LED_N | NIC 2 Activity LED - |
| 23 | FP_NMI_BTN_N | NMI Button | 24 | NIC2_LINK_LED_N | NIC 2 Link LED - |

Table 26. Front Panel SSI Standard 24-pin Connector Pin-out (J1E4)

5.5 I/O Connectors

5.5.1 VGA Connector

The following table details the pin-out definition of the VGA connector (J7A1) that is part of the stacked video/serial port A connector:

| Pin | Signal Name | Description |
|-----|----------------|-------------------------------|
| 1 | V_IO_R_CONN | Red (analog color signal R) |
| 2 | V_IO_G_CONN | Green (analog color signal G) |
| 3 | V_IO_B_CONN | Blue (analog color signal B) |
| 4 | TP_VID_CONN_B4 | No connection |
| 5 | GND | Ground |
| 6 | GND | Ground |
| 7 | GND | Ground |

Table 27. VGA Connector Pin-out (J7A1)

| Pin | Signal Name | Description |
|-----|-----------------|-------------------------|
| 8 | GND | Ground |
| 9 | TP_VID_CONN_B9 | No connection |
| 10 | GND | Ground |
| 11 | TP_VID_CONN_B11 | No connection |
| 12 | V_IO_DDCDAT | DDCDAT |
| 13 | V_IO_HSYNC_CONN | HSYNC (horizontal sync) |
| 14 | V_IO_VSYNC_CONN | VSYNC (vertical sync) |
| 15 | V_IO_DDCCLK | DDCCLK |

5.5.2 NIC Connectors

The server board provides two stacked RJ-45/2xUSB connectors side-by-side on the back edge of the board (JA6A1, JA6A2). The pin-out for NIC connectors are identical and are defined in the following table:

| Pin | Signal Name |
|---------|-----------------------|
| 1 | GND |
| 2 | P1V8_NIC |
| 3 | NIC_A_MDI3P |
| 4 | NIC_A_MDI3N |
| 5 | NIC_A_MDI2P |
| 6 | NIC_A_MDI2N |
| 7 | NIC_A_MDI1P |
| 8 | NIC_A_MDI1N |
| 9 | NIC_A_MDI0P |
| 10 | NIC_A_MDI0N |
| 11 (D1) | NIC_LINKA_1000_N (LED |
| 12 (D2) | NIC_LINKA_100_N (LED) |
| 13 (D3) | NIC_ACT_LED_N |
| 14 | NIC_LINK_LED_N |
| 15 | GND |
| 16 | GND |

5.5.3 IDE Connector

The server board provides one legacy IDE ATA100 40-pin connector (J2J2). The pin-out is defined in the following table.

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------------|-----|-------------|
| 1 | ESB_PLT_RST_IDE_N | 2 | GND |
| 3 | RIDE_DD_7 | 4 | RIDE_DD_8 |

Table 29. IDE 40-pin Connector Pin-out (J2J2)

| Pin | Signal Name | Pin | Signal Name |
|-----|--------------|-----|----------------|
| 5 | RIDE_DD_6 | 6 | RIDE_DD_9 |
| 7 | RIDE_DD_5 | 8 | RIDE_DD_10 |
| 9 | RIDE_DD_4 | 10 | RIDE_DD_11 |
| 11 | RIDE_DD_3 | 12 | RIDE_DD_12 |
| 13 | RIDE_DD_2 | 14 | RIDE_DD_13 |
| 15 | RIDE_DD_1 | 16 | RIDE_DD_14 |
| 17 | RIDE_DD_0 | 18 | RIDE_DD_15 |
| 19 | GND | 20 | KEY |
| 21 | RIDE_DDREQ | 22 | GND |
| 23 | RIDE_DIOW_N | 24 | GND |
| 25 | RIDE_DIOR_N | 26 | GND |
| 27 | RIDE_PIORDY | 28 | GND |
| 29 | RIDE_DDACK_N | 30 | GND |
| 31 | IRQ_IDE | 32 | TP_PIDE_32 |
| 33 | RIDE_DA1 | 34 | IDE_PRI_CBLSNS |
| 35 | RIDE_DA0 | 36 | RIDE_DA2 |
| 37 | RIDE_DCS1_N | 38 | RIDE_DCS3_N |
| 39 | LED_IDE_N | 40 | GND |

5.5.4 Intel[®] Remote Management Module NIC Connector

The server board provides an internal 40-pin connector (J3B2) to accommodate a proprietary form factor Intel[®] Remote Management Module NIC module. The following table details the pinout of the Intel[®] RMM NIC module connector.

| Pin | Signal Name | Pin | Signal Name |
|-----|------------------|-----|------------------------|
| 1 | FM_MAN_LAN_TYPE2 | 2 | FM_MAN_LAN_TYPE1 |
| 3 | P3V3_AUX | 4 | MII_MDIO_RMIIB_PRESENT |
| 5 | P3V3_AUX | 6 | MII_MDC_RMII_SPARE |
| 7 | GND | 8 | MII_RXD3_RMIIB_RXD1 |
| 9 | GND | 10 | MII_RXD2_RMIIB_RXD0 |
| 11 | GND | 12 | MII_RXD1_RMIIA_RXD1 |
| 13 | GND | 14 | MII_RXD0_RMIIA_RXD0 |
| 15 | GND | 16 | MII_RXDV_RMIIA_CRS |
| 17 | GND | 18 | MII_RXCLK |
| 19 | GND | 20 | MII_RXER_RMIIA_RXER |
| 21 | GND | 22 | KEY |
| 23 | GND | 24 | MII_TXCLK_RMIIB_RXCLK |
| 25 | GND | 26 | MII_TXEN_RMIIA_TXEN |
| 27 | GND | 28 | MII_TXD0_RMIIA_TXD0 |
| 29 | GND | 30 | MII_TXD1_RMIIA_TXD1 |
| 31 | GND | 32 | MII_TXD2_RMIIB_TXD0 |

Table 30. 40-pin RMM NIC Module Connector Pin-out (J3B2)

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------|-----|---------------------|
| 33 | GND | 34 | MII_TXD3_RMIIB_TXD1 |
| 35 | P3V3_AUX | 36 | MII_COL_RMIIB_RXER |
| 37 | P3V3_AUX | 38 | MII_CRS_RMIIB_CRS |
| 39 | P3V3_AUX | 40 | MII_TXER_RMIIB_TXEN |

5.5.5 SATA/SAS Connectors

The server board provides up to six SATA/SAS connectors:

- SATA-0 (J1J1)
- SATA-1 (J1H2)
- SATA-2/SAS-0 (J1H1)
- SATA-3/SAS-1 (J1G2)
- SATA-4/SAS-2 (J1G1)
- SATA-5/SAS-3 (J1F2)

The pin configuration for each connector is identical and is defined in the following table:

Table 31. SATA/SAS Connector Pin-out (J1J1, J1H2, J1H1, J1G2, J1G1, J1F2)

| Pin | Signal Name | Description |
|-----|-----------------|---|
| 1 | GND | Ground |
| 2 | SATA/SAS_TX_P_C | Positive side of transmit differential pair |
| 3 | SATA/SAS_TX_N_C | Negative side of transmit differential pair |
| 4 | GND | Ground |
| 5 | SATA/SAS_RX_N_C | Negative side of receive differential pair |
| 6 | SATA/SAS_RX_P_C | Positive side of receive differential pair |
| 7 | GND | Ground |

5.5.6 Serial Port Connectors

The server board provides one external DB9 Serial A port (J7A1) and one internal 9-pin serial B header (J1B1). The following tables define the pin-outs.

| Table 32. Ex | ternal DB9 Seri | ial A Port Pin- | out (J7A1) |
|--------------|-----------------|-----------------|------------|
|--------------|-----------------|-----------------|------------|

| Pin | Signal Name | Description |
|-----|-------------|---------------------------|
| 1 | SPA_DCD | DCD (carrier detect) |
| 2 | SPA_SIN_L | RXD (receive data) |
| 3 | SPA_SOUT_N | TXD (Transmit data) |
| 4 | SPA_DTR | DTR (Data terminal ready) |
| 5 | GND | Ground |
| 6 | SPA_DSR | DSR (data set ready) |
| 7 | SPA_RTS | RTS (request to send) |
| 8 | SPA_CTS | CTS (clear to send) |
| 9 | SPA_RI | RI (Ring Indicate) |

| Pin | Signal Name | Description |
|-----|-------------|---------------------------|
| 1 | SPB_DCD | DCD (carrier detect) |
| 2 | SPB_DSR | DSR (data set ready) |
| 3 | SPB_SIN_L | RXD (receive data) |
| 4 | SPB_RTS | RTS (request to send) |
| 5 | SPB_SOUT_N | TXD (Transmit data) |
| 6 | SPB_CTS | CTS (clear to send) |
| 7 | SPB_DTR | DTR (Data terminal ready) |
| 8 | SPB_RI | RI (Ring indicate) |
| 9 | SPB_EN_N | Enable |

Table 33. Internal 9-pin Serial B Header Pin-out (J1B1)

5.5.7 Keyboard and Mouse Connector

Two stacked PS/2 ports (J9A1) support a keyboard and a mouse. Either PS/2 port can support a mouse or keyboard. The following table details the pin-out of the PS/2 connectors.

Table 34. Stacked PS/2 Keyboard and Mouse Port Pin-out (J9A1)

| Pin | Signal Name | Description |
|-----|-------------|-----------------------------|
| 1 | KB_DATA_F | Keyboard data |
| 2 | TP_PS2_2 | Test point – keyboard |
| 3 | GND | Ground |
| 4 | P5V_KB_F | Keyboard/mouse power |
| 5 | KB_CLK_F | Keyboard clock |
| 6 | TP_PS2_6 | Test point – keyboard/mouse |
| 7 | MS_DAT_F | Mouse data |
| 8 | TP_PS2_8 | Test point – keyboard/mouse |
| 9 | GND | Ground |
| 10 | P5V_KB_F | Keyboard/mouse power |
| 11 | MS_CLK_F | Mouse clock |
| 12 | TP_PS2_12 | Test point – keyboard/mouse |
| 13 | GND | Ground |
| 14 | GND | Ground |
| 15 | GND | Ground |
| 16 | GND | Ground |
| 17 | GND | Ground |

5.5.8 USB Connector

The following table details the pin-out of the external USB connectors (JA6A1, JA6A2) found on the back edge of the server board:

| Pin | Signal Name | Description |
|-----|-------------|--|
| 1 | USB_OC | USB_PWR |
| 2 | USB_PN | DATAL0 (Differential data line paired with DATAH0) |
| 3 | USB_PP | DATAH0 (Differential data line paired with DATAL0) |
| 4 | GND | Ground |

Table 35. External USB Connector Pin-out (JA6A1, JA6A2)

One 2x5 connector on the server board (J3J1) provides an option to support additional two USB ports. The pin-out of the connector is detailed in the following table:

| Pin | Signal Name | Description | |
|-----|------------------|----------------------------|--|
| 1 | USB2_VBUS5 | USB power (port 5) | |
| 2 | USB2_VBUS4 | USB power (port 4) | |
| 3 | USB_ESB_P5N_CONN | USB port 5 negative signal | |
| 4 | USB_ESB_P4N_CONN | USB port 4 negative signal | |
| 5 | USB_ESB_P5P_CONN | USB port 5 positive signal | |
| 6 | USB_ESB_P4P_CONN | USB port 4 positive signal | |
| 7 | Ground | | |
| 8 | Ground | | |
| 9 | Кеу | No pin | |
| 10 | TP_USB_ESB_NC | Test point | |

Table 36. Internal USB Connector Pin-out (J3J1)

5.6 Fan Headers

The server board provides four SSI-compliant 4-pin and four SSI-compliant 6-pin fan headers to be used as CPU, and I/O cooling fans. 3-pin fans are supported on all fan headers. 6-pin fans are supported on headers J3H4, J3H3, J3H2, and J3H1. 4-pin fans are supported on headers J9J1, J5J1, J3H4, J3H3, J9B4, and J9B3. 4-pin fans are not supported on header J3H2, and J3H1, since these headers are tied to the CPU1 PWM. These fan headers should also not be used for CPU cooling fans. The pin configuration for each of the 4-pin and 6-pin fan headers is identical and is defined in the following tables.

- Two 4-pin fan headers are designated as processor cooling fans:
 - CPU1 fan (J9J1)
 - CPU2 fan (J5J1)
- Four 6-pin fan headers are designated as hot-swap system fans:
 - Hot-swap system fan 1 (J3H4)
 - Hot-swap system fan 2 (J3H3)
 - Hot-swap system fan 3 (J3H2)
 - Hot-swap system fan 4 (J3H1)
- Two 4-pin fan headers are designated as rear system fans:
 - System fan 5 (J9B4)
 - System fan 6 (J9B3)

| Pin | Signal Name | Туре | Description |
|-----|-------------|-------|--|
| 1 | Ground | GND | Ground is the power supply ground |
| 2 | 12V | Power | Power supply 12 V |
| 3 | Fan Tach | In | FAN_TACH signal is connected to the BMC to monitor the fan speed |
| 4 | Fan PWM | Out | FAN_PWM signal to control fan speed |

Table 37. SSI 4-pin Fan Header Pin-out (J9J1, J5J1, J9B3, J9B4)

Table 38. SSI 6-pin Fan Header Pin-out (J3H1, J3H2, J3H3, J3H4)

| Pin | Signal Name | Туре | Description |
|-----|---------------|-------|--|
| 1 | Ground | GND | Ground is the power supply ground |
| 2 | 12V | Power | Power supply 12 V |
| 3 | Fan Tach | In | FAN_TACH signal is connected to the BMC to monitor the fan speed |
| 4 | Fan PWM | Out | FAN_PWM signal to control fan speed |
| 5 | Fan Presence | In | Indicates the fan is present |
| 6 | Fan Fault LED | Out | Lights the fan fault LED |

Note: Intel Corporation server boards support peripheral components and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation can not be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

6. Jumper Blocks

The server board has several 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board.

Pin 1 on each jumper block can be identified by the following symbol on the silkscreen: ▼




Figure 17. Jumper Blocks (J1C3, J1D1, J1D2, J1E32)

| Jumper Name | Pins | System Results | | |
|-----------------|------|---|--|--|
| J1C3: BIOS Bank | 1-2 | these pins are jumpered, the system will boot from an alternate BIOS image. | | |
| Select | 2-3 | System is configured for normal operation. (Default) | | |
| J1D1: CMOS | 1-2 | hese pins should have a jumper in place for normal system operation. (Default) | | |
| Clear | 2-3 | If these pins are jumpered, the CMOS settings will be cleared 5 seconds after removing AC power. These pins should not be jumpered for normal operation. | | |
| J1D2: Password | 1-2 | These pins should have a jumper in place for normal system operation. (Default) | | |
| Clear | 2-3 | If these pins are jumpered, administrator and user passwords will be cleared 5 seconds after removing AC power. These pins should not be jumpered for normal operation. | | |
| J1E3: BMC | 1-2 | BMC Firmware Force Update Mode – Disabled (Default) | | |
| Forced Update | 2-3 | BMC Firmware Force Update Mode – Enabled | | |

Table 39. Server Board Jumpers (J1C3, J1D1, J1D2, J1E3)

6.1 CMOS Clear and Password Reset Usage Procedure

The CMOS Clear (J1D1) and Password Reset (J1D2) recovery features are designed such that the desired operation can be achieved with minimal system downtime. The usage procedure for these two features has changed from previous generation Intel server boards. The following procedure outlines the new usage model.

6.1.1 Clearing the CMOS

To clear the CMOS, perform the following steps:

- 1. Power down the server. Do not unplug the power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper (J1D1) from the default operating position, covering pins 1 and 2, to the reset/clear position, covering pins 2 and 3.
- 4. Remove AC power.
- 5. Wait 5 seconds.
- 6. Move the jumper back to default position, covering pins 1 and 2.
- 7. Close the server chassis.
- 8. Power up the server.

The CMOS is now cleared and can be reset by going into the BIOS setup.

Note: Removing AC power before performing the CMOS Clear operation will cause the system to automatically power up and immediately power down, after the procedure is followed and AC power is re-applied. If this happens, remove the AC power cord again, wait 30 seconds, and re-install the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the desired settings.

6.1.2 Clearing the Password

To clear the password, perform the following steps:

- 1. Power down server. Do not unplug the power cord.
- 2. Open the chassis. For instructions, see your server chassis documentation.
- 3. Move jumper (J1D20 from the default operating position, covering pins 1 and 2, to the password clear position, covering pins 2 and 3.
- 4. Close the server chassis.
- 5. Power up the server, wait 10 seconds or until POST completes.
- 6. Power down the server.
- 7. Open the chassis and move the jumper back to default position, covering pins 1 and 2.
- 8. Close the server chassis.
- 9. Power up the server.

The password is now cleared and can be reset by going into the BIOS setup.

6.2 BMC Force Update Procedure

When performing a standard BMC firmware update procedure, the update utility places the BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event that the BMC firmware update process fails due to the BMC not being in the proper update state, the server board provides a BMC Force Update jumper (J1E3), which will force the BMC into the proper update state. The following procedure should be followed in the event the standard BMC firmware update process fails.

- 1. Power down and remove the AC power cord.
- 2. Open the server chassis. See your server chassis documentation for instructions.
- 3. Move jumper from the default operating position, covering pins1 and 2, to the enabled position, covering pins 2 and 3.
- 4. Close the server chassis.
- 5. Reconnect the AC cord and power up the server.
- 6. Perform the BMC firmware update procedure as documented in the README.TXT file that is included in the given BMC firmware update package. After successful completion of the firmware update process, the firmware update utility may generate an error stating that the BMC is still in update mode.
- 7. Power down and remove the AC power cord.
- 8. Open the server chassis.
- 9. Move jumper from the enabled position, covering pins 2 and 3 to the disabled position, covering pins 1 and 2.
- 10. Close the server chassis.
- 11. Reconnect the AC cord and power up the server.

Note: Normal BMC functionality is disabled with the Force BMC Update jumper set to the enabled position. The server should never be run with the BMC Force Update jumper set in this position. This jumper setting should only be used when the standard firmware update process fails. This jumper should remain in the default/disabled position when the server is running normally.

6.3 BIOS Select Jumper

The jumper block at J1C3, located at the left of PCI-X slot 1, is used to select the BIOS image to which the system will boot. Pin 1 on the jumper is identified with a ' $\mathbf{\nabla}$ '. This jumper should only be moved if you want to force the BIOS to boot to the secondary bank, which may hold a different version of BIOS.

The BIOS update is supported when the Recovery jumper is set on either pins 1-2 (recovery mode), or pins 2-3 connected (normal mode).

To perform a normal BIOS update, perform the following steps:

- 1. Boot the system with the jumper covering pins 2 and 3.
- 2. Update the BIOS using iFlash or the Intel[®] One Flash Update (OFU) utility.
- 3. Reset the system.

The current BIOS will validate and then boot from the new BIOS.

If the system cannot boot, perform the following steps to recover:

- 1. Boot the system with the jumper covering pins 1 and 2.
- 2. Update the BIOS using iFlash or the Intel® One Flash Update (OFU) utility.
- 3. Power down the server and unplug the AC power cord.
- 4. Move the recovery jumper back to the normal position.
- 5. Plug in the power cord and power on the system.

The system will boot from new BIOS.


7. Intel[®] Light-Guided Diagnostics

The server boards have several on-board diagnostic LEDs to assist in troubleshooting boardlevel issues. This section provides a description, location and function of each LED on the server board. For a more detailed description of what drives the diagnostic LED operation, see the *Intel*[®] *S5000 Server Board Family Datasheet.*

7.1 5-Volt Standby LED

Several server management features of this server board require that a 5-V standby voltage be supplied from the power supply. Some of the features and components that require this voltage be present when the system is "Off" include the BMC within the ESB2-E, on-board NICs, and optional Intel[®] RMM connector when the Intel[®] RMM is installed.

The LED is located just to the right of the CMOS battery in the center of the server board and is labeled "5VSB_LED". It is illuminated when AC power is applied to the platform and 5-V standby voltage is supplied to the server board by the power supply.




AF000224

Figure 18. 5-Volt Standby Status LED Location

7.2 Fan Fault LEDs

Fan fault LEDs are present for the two CPU fans and the two rear system fans. The two CPU fan fault LEDs are located next to each CPU fan header. The two rear system fan fault LEDs are located next to each rear system fan header as shown in the following figure.




AF000203

Figure 19. Fan Fault LED Locations

7.3 System ID LED and System Status LED

The server board provides LEDs for both system ID and system status. These LEDs are located in the rear I/O area of the server board between the PS/2 mouse/keyboard stacked connectors and the video/serial stacked connectors. The location of these LEDs is shown in the following figure.



- A. System ID LED
- B. System Status LED

Figure 20. System ID LED and System Status LED Locations

The blue System ID LED can be illuminated using either of the following two mechanisms.

- By pressing the System ID button on the system front panel, the ID LED displays a solid blue color until the button is pressed again.
- By issuing the appropriate hex IPMI "Chassis Identify" value, the ID LED either blinks blue for 15 seconds and turns off or blinks indefinitely until the appropriate hex IPMI Chassis Identify value is issued to turn it off.

The bi-color System Status LED operates as follows:

| Color | State | Criticality | Description | |
|-----------------|----------------------|-------------------------------|--|--|
| Off | N/A | Not ready | AC power off | |
| Green/ Amber | Alternating Blink | Not ready | Pre DC Power On – 20-30 second BMC Initialization when AC is applied to the server. Control Panel buttons are disabled until BMC initialization is completed. | |
| Green | Solid on | System OK | System booted and ready. | |
| Green | Green Blink Degraded | | System degraded Unable to use all of the installed memory (more than one DIMM installed). | |
| | | | Correctable errors over a threshold of 10 and migrating to a spare DIMM (memory sparing). This indicates that the user no longer has spare DIMMs indicating a redundancy lost condition. Corresponding DIMM LED should light up. | |
| | | | In a mirrored configuration, when memory mirroring takes place and system loses memory redundancy. This is not covered by (2). | |
| | | | Redundancy loss such as power supply or fan. This does not apply to non-redundant subsystems. | |
| | | | PCI Express* link errors | |
| | | | CPU failure/disabled – if there are two processors and one of them fails | |
| | | | Fan alarm – Fan failure. Number of operational fans should be more than minimum number needed to cool the system | |
| | | | Non-critical threshold crossed – Temperature and voltage | |
| Amber | Blink | Non-critical | Non-fatal alarm – system is likely to fail Critical voltage threshold crossed | |
| | | | VRD hot asserted | |
| | | | Minimum number of fans to cool the system are not present or have failed | |
| | | | In a non-sparing and non-mirroring mode, if the threshold of ten correctable errors is crossed within the window. | |
| Amber | Solid on | Critical, non- recoverable | Fatal alarm – system has failed or shut down DIMM failure when there is one DIMM present and no good memory is present | |
| | | | Run-time memory uncorrectable error in non-redundant mode | |
| | | | IERR signal asserted | |
| | | | Processor 1 missing | |
| | | | Temperature (CPU ThermTrip, memory TempHi, critical threshold crossed) | |
| | | | No power good – power fault | |
| | | | Processor configuration error (for instance, processor stepping mismatch) | |

Table 40. System Status LED

7.3.1 System Status LED – BMC Initialization

When the AC power is first applied to the system and 5V-STBY is present, the BMC controller on the server board requires 5-10 seconds to initialize. During this time, the system status LED blinks, alternating between amber and green, and the power button functionality of the control panel is disabled preventing the server from powering up. Once BMC initialization has completed, the status LED stops blinking and the power button functionality is restored and can be used to turn on the server.

7.4 DIMM Fault LEDs

The server board provides a memory fault LED for each DIMM socket. These LEDs are located towards the rear of the server board next to each DIMM connector.




Figure 21. DIMM Fault LED Locations

7.5 Processor Fault LEDs

The server board provides a fault LED for each processor socket. These LEDs are located near the processor sockets.





Figure 22. Processor Fault LED Locations

7.6 Post Code Diagnostic LEDs

The POST code diagnostic LEDs are located on the back edge of the server board in the rear I/O area of the server board between the PS/2 mouse/keyboard stacked connectors and the video/serial stacked connectors.

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the given POST code to the POST code diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the Diagnostic LEDs can be used to identify the last POST process to be executed. See Appendix C for a complete description of how these LEDs are read, and for a list of all supported POST codes.



| A. Status LED | D. Bit 2 LED (POST LED) |
|-----------------------|-------------------------|
| B. ID LED | E. Bit 1 LED (POST LED) |
| C. MSB LED (POST LED) | F. LSB LED (POST LED) |

Figure 23. POST Code Diagnostic LED Location

8. Design and Environmental Specifications

8.1 Intel[•] Server Boards S5000PSL and S5000XSL Design Specifications

The operation of the server boards at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

| Operating Temperature | 0° C to 55° C ¹ (32° F to 131° F) |
|--------------------------------|--|
| Non-Operating Temperature | -40° C to 70° C (-40° F to 158° F) |
| DC Voltage | ± 5% of all nominal voltages |
| Shock (Unpackaged) | Trapezoidal, 50 G, 170 inches/sec |
| Shock (Packaged) <20 pounds | 36 inches |
| 20 to <40 pounds | 30 inches |
| 40 to <80 pounds | 24 inches |
| 80 to <100 pounds | 18 inches |
| 100 to <120 pounds | 12 inches |
| 120 pounds | 9 inches |
| Vibration (Unpackaged) | 5 Hz to 500 Hz 3.13 g RMS random |

Table 41. Server Board Design Specifications

Note:

¹ Chassis design must provide proper airflow to avoid exceeding the Intel[®] Xeon[®] processor 5000 sequence maximum case temperature.

Disclaimer Note: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel-developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

8.2 Board-level Calculated MTBF

The predicted board Mean Time Between Failures is 97,549 hours of operation. As of this writing, actual MTBF testing across multiple systems is completed with a demonstrated 25,222 hours. Since the validation test is only run up to about 25,000 hours across multiple servers, Intel still maintains that actual MTBF data will likely be over 97,549 hours of operation based on statistical regression.

8.3 Server Board Power Requirements

This section provides power supply design guidelines for a system using the Intel[®] Server Boards S5000PSL and S5000XSL, including voltage and current specifications, and power supply on/off sequencing characteristics. The following diagram shows the power distribution implemented on these server boards.




Figure 24. Power Distribution Block Diagram

8.3.1 Processor Power Support

The server board supports the Thermal Design Point (TDP) guideline for Intel[®] Xeon[®] processors. The Flexible Motherboard Guidelines (FMB) has also been followed to help determine the suggested thermal and current design values for anticipating future processor needs. The following table provides maximum values for Icc, TDP power and T_{CASE} for the Intel[®] Xeon[®] processor 5000 sequence family.

Table 42. Intel[®] Xeon[®] Processor TDP Guidelines

| TDP Power | Maximum TCASE | lcc Maximum |
|-----------|---------------|-------------|
| 130 W | 70º C | 150 A |

Note: These values are for reference only. The Intel[®] Xeon[®] Processor 5000 Sequence Datasheet contains the actual specifications for the processor. If the values found in the Intel[®] Xeon[®] Processor 5000 Sequence Datasheet are different than those published here, the Intel[®] Xeon[®] Processor 5000 Sequence Datasheet values will supersede these, and should be used.

8.4 **Power Supply Output Requirements**

This section is for reference purposes only. The intent is to provide guidance to system designers to determine a power supply for use with this server board. This section specifies the power supply requirements Intel used to develop a power supply for its 5U server system.

The combined power of all outputs should not exceed the rated output power of the power supply. The power supply must meet both static and dynamic voltage regulation requirements for the minimum loading conditions.

| Voltage | Minimum Continuous | Maximum Continuous | Peak |
|---------|--------------------|--------------------|-------|
| +3.3 V | 1.5 A | 24 A | |
| +5 V | 1.0 A | 24 A | |
| +12 V1 | 0.5 A | 16 A | 18 A |
| +12 V2 | 0.5 A | 16 A | 18 A |
| +12 V3 | 0.5 A | 14 A | |
| +12 V4 | 0.5 A | 8 A | 13 A |
| -12 V | 0 A | 0.5 A | |
| +5 VSB | 0.1 A | 3.0 A | 3.5 A |

Table 43. 550-W Load Ratings

Notes:

- 1. Maximum continuous total DC output power should not exceed 550 W.
- Maximum continuous combined load on +3.3 VDC and +5 VDC outputs should not exceed 140W.
- 3. Maximum peak total DC output power should not exceed 660W.
- 4. Peak power and current loading should be supported for a minimum of 12 seconds.
- 5. Maximum combined current for the 12 V outputs should be 41 A.
- 6. Peak current for the combined 12 V outputs should be 50A.

8.4.1 Grounding

The grounds of the pins of the power supply output connector provide the power return path. The output connector ground pins is connected to safety ground (power supply enclosure). This grounding is designed to ensure passing the maximum allowed common mode noise levels.

8.4.2 Standby Outputs

The 5 VSB output should be present when an AC input greater than the power supply turn-on voltage is applied.

8.4.3 Remote Sense

The power supply has remote sense return to regulate out ground drops for all output voltages: +3.3 V, +5 V, +12 V1, +12 V2, +12 V3, -12 V, and 5 VSB. The power supply uses remote sense (3.3 VS) to regulate out drops in the system for the +3.3 V output.

The +5 V, +12 V1, +12 V2, +12 V3, -12 V and 5 VSB outputs only use remote sense referenced to the remote sense return signal. The remote sense input impedance to the power supply must be greater than 200 on 3.3 VS and 5 VS. This is the value of the resistor connecting the remote sense to the output voltage internal to the power supply.

Remote sense must be able to regulate out a minimum of a 200 mV drop on the +3.3 V output. The remote sense return must be able to regulate out a minimum of a 200 mV drop in the power ground return. The current in any remote sense line should be less than 5 mA to prevent voltage sensing errors.

The power supply must operate within specification over the full range of voltage drops from the power supply's output connector to the remote sense points.

8.4.4 Voltage Regulation

The power supply output voltages must stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise.

| Parameter | Tolerance | Minimum | Nominal | Maximum | Units |
|-------------------|-----------|---------|---------|---------|------------------|
| +3.3V | - 5%/+5% | +3.14 | +3.30 | +3.46 | V _{rms} |
| +5V | - 5%/+5% | +4.75 | +5.00 | +5.25 | V _{rms} |
| +12V ¹ | - 5%/+5% | +11.40 | +12.00 | +12.60 | V _{rms} |
| +12V ² | - 5%/+5% | +11.40 | +12.00 | +12.60 | V _{rms} |
| +12V ³ | - 5%/+5% | +11.40 | +12.00 | +12.60 | V _{rms} |
| +12V ⁴ | - 5%/+5% | +11.40 | +12.00 | +12.60 | V _{rms} |
| - 12V | - 5%/+9% | - 11.40 | -12.00 | -13.08 | V _{rms} |
| +5VSB | - 5%/+5% | +4.75 | +5.00 | +5.25 | V _{rms} |

Table 44. Voltage Regulation Limits

Notes:

1. Maximum continuous total output power should not exceed 670 W.

2. Maximum continuous load on the combined 12 V output should not exceed 48 A.

- 3. Peak load on the combined 12 V output should not exceed 52 A.
- 4. Peak total DC output power should not exceed 730 W.

8.4.5 Dynamic Loading

The output voltages should remain within limits for the step loading and capacitive loading specified in the following table. The load transient repetition rate should be tested between 50 Hz and 5 kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The step load may occur anywhere within the minimum load to the maximum load conditions.

| Output | Step Load Size ¹ | Load Slew Rate | Test Capacitive Load |
|--------|-----------------------------|----------------|----------------------|
| +3.3V | 7.0A | 0.25 A/ sec | 4700 F |
| +5V | 7.0A | 0.25 A/ sec | 1000 F |
| +12V | 25A | 0.25 A/ sec | 4700 F |
| +5VSB | 0.5A | 0.25 A/ sec | 20 F |

Table 45. Transient Load Requirements

Note:

1. Step loads on each 12V output may happen simultaneously.

8.4.6 Capacitive Loading

The power supply should be stable and meet all requirements with the following capacitive loading ranges.

Table 46. Capacitive Loading Conditions

| Output | Minimum | Maximum | Units |
|-----------------------------|----------|---------|-------|
| +3.3 V | 250 | 6800 | F |
| +5 V | 400 | 4700 | F |
| +12 V ^{1, 2, 3, 4} | 500 each | 11,000 | F |
| -12 V | 1 | 350 | F |
| +5 VSB | 20 | 350 | F |

Notes:

1. Maximum continuous total output power should not exceed 670 W.

2. Maximum continuous load on the combined 12 V output should not exceed 48 A.

3. Peak load on the combined 12 V output should not exceed 52 A.

4. Peak total DC output power should not exceed 730 W.

8.4.7 Ripple/Noise

The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors. A 10 F tantalum capacitor in parallel with a 0.1 F ceramic capacitor are placed at the point of measurement.

Table 47. Ripple and Noise

| +3.3 V | +5 V | +12 V ^{1, 2, 3, 4} | -12 V | +5 VSB |
|---------|---------|-----------------------------|----------|---------|
| 50mVp-p | 50mVp-p | 120mVp-p | 120mVp-p | 50mVp-p |

Notes:

- 1. Maximum continuous total output power should not exceed 670 W.
- 2. Maximum continuous load on the combined 12 V output should not exceed 48 A.
- 3. Peak load on the combined 12 V output should not exceed 52 A.
- 4. Peak total DC output power should not exceed 730 W.

8.4.8 Timing Requirements

The following are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits (T_{vout_rise}) within 5 to 70 ms. 5 VSB is allowed to rise from 1.0 ms to 25 ms. All outputs must rise monotonically. Each output voltage should reach regulation within 50 ms (T_{vout_on}) of each other when the power suppy is turned on. Each output voltage should fall out of regulation within 400 msec (T_{vout_off}) of each other when the power suppy is turned off.


The following tables and diagrams show the timing requirements for the power supply being turned on and off via the AC input with PSON held low, and the PSON signal with the AC input applied.


Table 48. Output Voltage Timing

| ltem | Description | Minimum | Maximum | Units |
|------------------------|--|------------------|-----------------|-------|
| T _{vout_rise} | Output voltage rise time from each main output. | 5.0 ¹ | 70 ¹ | ms |
| T _{vout_on} | All main outputs must be within regulation of each other within this time. | | 50 | ms |
| T _{vout_off} | All main outputs must leave regulation within this time. | | 400 | ms |

Note:

1. The 5VSB output voltage rise time is from 1.0 ms to 25 ms.





| Table | 49. | Turn | On/Off | Timing |
|-------|-----|------|--------|--------|
|-------|-----|------|--------|--------|

| ltem | Description | Minimum | Maximum | Units |
|--------------------------|---|---------|---------|-------|
| T _{sb_on_delay} | Delay from AC being applied to 5 VSB being within regulation. | | 1500 | ms |
| $T_{ac_on_delay}$ | Delay from AC being applied to all output voltages being within regulation. | | 2500 | ms |
| T_{vout_holdup} | Time all output voltages stay within regulation after loss of AC. | 21 | | ms |
| T_{pwok_holdup} | Delay from loss of AC to de-assertion of PWOK | 20 | | ms |
| $T_{pson_on_delay}$ | Delay from PSON# active to output voltages within regulation limits. | 5 | 400 | ms |
| T _{pson_pwok} | Delay from PSON# deactivate to PWOK being de-asserted. | | 50 | ms |
| T_{pwok_on} | Delay from output voltages within regulation limits to PWOK asserted at turn on. | 100 | 500 | ms |
| T_{pwok_off} | Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits. | 1 | | ms |
| T_{pwok_low} | Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal. | 100 | | ms |
| T _{sb_vout} | Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on. | 50 | 1000 | ms |
| T_{5VSB_holdup} | Time the 5VSB output voltage stays within regulation after loss of AC. | 70 | | ms |




Figure 26. Turn On/Off Timing (Power Supply Signals)

8.4.9 Residual Voltage Immunity in Standby Mode

The power supply should be immune to any residual voltage placed on its outputs (typically, a leakage voltage through the system from standby output) up to 500 mV. There should be no additional heat generated, nor stressing of any internal components with this voltage applied to any individual output, and all outputs simultaneously. It also should not trip the power supply protection circuits during turn on.

Residual voltage at the power supply outputs for a no-load condition should not exceed 100 mV when AC voltage is applied and the PSON# signal is de-asserted.

9. Regulatory and Certification Information

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information, please contact your local Intel Representative.

This is an FCC Class A device. Integration of it into a Class B chassis does not result in a Class B device.

9.1 Product Regulatory Compliance

Intended Application – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as, medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

9.1.1 Product Safety Compliance

- UL60950 CSA 60950(USA/Canada)
- EN60950 (Europe)
- IEC60950 (International)
- CB Certificate & Report, IEC60950 (report to include all country national deviations)
- GOST R 50377-92 Listed on one System License (Russia)
- Belarus License Listed on System License (Belarus)
- CE Low Voltage Directive 73/23/EEE (Europe)
- IRAM Certification (Argentina)

9.1.2 Product EMC Compliance – Class A Compliance

- FCC /ICES-003 Emissions (USA/Canada) Verification
- CISPR 22 Emissions (International)
- EN55022 Emissions (Europe)
- EN55024 Immunity (Europe)
- CE EMC Directive 89/336/EEC (Europe)
- VCCI Emissions (Japan)
- AS/NZS 3548 Emissions (Australia/New Zealand)
- BSMI CNS13438 Emissions (Taiwan)
- GOST R 29216-91 Emissions Listed on one System License (Russia)
- GOST R 50628-95 Immunity –Listed on one System License (Russia)
- Belarus License Listed on one System License (Belarus)
- RRL MIC Notice No. 1997-41 (EMC) & 1997-42 (EMI) (Korea)

9.1.3 Certifications/Registrations/Declarations

- UL Certification or NRTL (US/Canada)
- CB Certifications (International)
- CE Declaration of Conformity (CENELEC Europe)
- FCC/ICES-003 Class A Attestation (USA/Canada)
- C-Tick Declaration of Conformity (Australia)
- MED Declaration of Conformity (New Zealand)
- BSMI Certification (Taiwan)
- RRL Certification (Korea)
- Ecology Declaration (International)

9.2 Product Regulatory Compliance Markings

The Intel[®] Server Board bears the following regulatory marks.

| Regulatory Compliance | Region | Marking |
|------------------------|---------------------------|---|
| UL Mark | USA/Canada | |
| CE Mark | Europe | CE |
| EMC Marking (Class A) | Canada | CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A |
| BSMI Marking (Class A) | Taiwan | Θ |
| | | 警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要求採取某些適當的對策 |
| C-tick Marking | Australia/New Zealand | C |
| RRL KCC Mark | Korea | ि एं s ह र भि भि भी |
| Country of Origin | Exporting Requirements | Made in xxxxx (Provided by label, not silkscreen) |
| Model Designation | Regulatory Identification | Examples (Server Board S5000PSL) for boxed type boards; or Board PB number for non-boxed boards (typically high-end boards) |

9.3 Electromagnetic Compatibility Notices

9.3.1 FCC Verification Statement (USA)

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497 Phone: 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

9.3.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe B prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

English translation of the notice above:

This digital apparatus does not exceed the Class B limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

9.3.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

9.3.4 VCCI (Japan)


この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスB情報技術装置です。この装置は、家庭環境で使用すること を目的としていますが、この装置がラジオやテレビジョン受信機に近接して 使用されると、受信障害を引き起こすことがあります。 取扱説明書に従って正しい取り扱いをして下さい。

English translation of the notice above:

This is a Class B product based on the standard of the Voluntary Control Council for Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.


9.3.5 BSMI (Taiwan)

The BSMI Certification Marking and EMC warning is located on the outside rear area of the product.



9.3.6 RRL (Korea)

Following is the RRL certification information for Korea.



English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

9.4 Restriction of Hazardous Substances (RoHS) Compliance

Intel has a system in place to restrict the use of banned substances in accordance with the European Directive 2002/95/EC. Compliance is based on declaration that materials banned in the RoHS Directive are either (1) below all applicable substance threshold limits or (2) an approved/pending RoHS exemption applies.

Note: RoHS implementation details are not fully defined and may change. Threshold limits and banned substances are mentioned below:

- Quantity limit of 0.1% by mass (1000 PPM) for:
 - Lead
 - Mercury
 - Hexavalent Chromium
 - Polybrominated Biphenyls Diphenyl Ethers (PBDE)
- Quantity limit of 0.01% by mass (100 PPM) for:
 - Cadmium

Appendix A: Integration and Usage Tips

- When adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-volt standby is still present even though the server board is powered off.
- Processors must be installed in order. CPU 1 is located near the edge of the server board and must be populated to operate the board.
- On the back edge of the server board are four diagnostic LEDs that display a sequence of red, green, or amber POST codes during the boot process. If the server board hangs during POST, the LEDs will display the last POST event run before the hang.
- Only Fully Buffered DIMMs (FBDIMMs) are supported on this server board. For a list of supported memory for this server board, see the Intel[®] Server Boards S5000PSL, S5000XSL, S5000XVN, and Server System SC5400RA Tested Memory List.
- For a list of Intel supported operating systems, add-in cards, and peripherals for this server board, see the Intel[®] Server Boards S5000PSL, S5000XSL, S5000XVN, and Server System SC5400RA Tested Hardware and Operating System List.
- For a list of Intel supported hard disk drives for this workstation board, see the *Intel[®]* Server Board/Systems Tested Hard Drive List.
- Only Intel[®] Xeon[®] processors with system bus speeds of 667 (Intel[®] Xeon[®] processors 5000 series only), 1066, or 1333 MHz are supported on this server board. Previous generation Intel[®] Xeon[®] processors are not supported.
- For the best performance, the number of FBDIMMs installed should be balanced across both memory branches. For example, a four-DIMM configuration performs better than a two-DIMM configuration. In a four-DIMM configuration, FBDIMMs should be installed in DIMM sockets A1, B1, C1, and D1. An eight-DIMM configuration performs better than a six-DIMM configuration.
- The Intel[®] RMM connector is not compatible with the Intel[®] Server Management Module Professional Edition (Product Code: AXXIMMPRO) or with the Intel[®] Server Management Module Advanced Edition (Product Code: AXXIMMADV).
- Removing AC power before performing the CMOS Clear operation causes the system to automatically power up and immediately power down after the CMOS Clear procedure is followed and AC power is re-applied. If this happens, remove the AC power cord, wait 30 seconds, and then re-connect the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the desired settings.
- Normal BMC functionality is disabled with the force BMC update jumper set to the "enabled" position (pins 2-3). The server should never be run with the BMC force update jumper set in this position and should only be used when the standard firmware update process fails. This jumper should remain in the default (disabled) position (pins 1-2) when the server is running normally.
- When performing a BIOS update procedure, the BIOS select jumper must be set to its default position (pins 2-3).

Appendix B: BMC Sensor Tables

This appendix lists the sensor identification numbers and information about the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. See the *Intelligent Platform Management Interface Specification, Version 2.0*, for sensor and event/reading-type table information.

Sensor Type

The Sensor Type values are the values enumerated in the *Sensor Type Codes* table in the IPMI specification. The Sensor Type provides the context in which to interpret the sensor, such as the physical entity or characteristic that is represented by this sensor.

Event/Reading Type

The Event/Reading Type values are from the *Event/Reading Type Code Ranges* and *Generic Event/Reading Type Codes* tables in the IPMI specification. Digital sensors are a specific type of discrete sensor, which have only two states.

Event Offset/Triggers

Event Thresholds are event-generating thresholds for threshold types of sensors.

- [u,l][nr,c,nc]: upper nonrecoverable, upper critical, upper non-critical, lower non-recoverable, lower critical, lower non-critical
- uc, lc: upper critical, lower critical

Event Triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the *Generic Event/Reading Type Codes* or *Sensor Type Codes* tables in the IPMI specification, depending on whether the sensor event/reading type is generic or a sensor-specific response.

Assertion/De-assertion Enables

Assertion and de-assertion indicators reveal the type of events the sensor generates:

- As: Assertions
- De: De-assertion

Readable Value/Offsets

- Readable Value indicates the type of value returned for threshold and other nondiscrete type sensors.
- Readable Offsets indicate the offsets for discrete sensors that are readable with the *Get Sensor Reading* command. Unless otherwise indicated, all event triggers are readable; Readable Offsets consist of the reading type offsets that do not generate events.

Event Data

Event data is the data that is included in an event message generated by the sensor. For threshold-based sensors, the following abbreviations are used:

- R: Reading value
- T: Threshold value

Rearm Sensors

The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically. This column indicates the type supported by the sensor. The following abbreviations are used in the comment column to describe a sensor:

- A: Auto-rearm
- M: Manual rearm

Default Hysteresis

The hysteresis setting applies to all thresholds of the sensor. This column provides the count of hysteresis for the sensor, which can be 1 or 2 (positive or negative hysteresis).

Criticality

Criticality is a classification of the severity and nature of the condition. It also controls the behavior of the Control Panel Status LED.

Standby

Some sensors operate on standby power. These sensors may be accessed and/or generate events when the main (system) power is off, but AC power is present.

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby | |
|-------------------------------|------------------|------------------------------|-------------------|---------------------------|---|-------------|----------------------|-------------------------------|-------------|-------|---------|---|
| Power Unit Status | 01h | All | Power Unit 09h | Sensor Specific 6Fh | Power down Power cycle A/C lost | OK | As and De | - | Trig Offset | A, I | Х | |
| | | | | | Soft power control failure | Crit | - | | | | | |
| | | | | | Power unit failure | | | | | | | |
| Power Unit | 02h | Chassis- | Power Unit | Generic | Fully redundant | OK | As and De | - | Trig Offset | А | A | Х |
| Redun- dancy | | specific | 09h | 0Bh | Redundancy Lost | Degraded | | | | | | |
| dancy | | | | | Redundancy degraded | Degraded | - | | | | | |
| | | | | | Non-redundant: sufficient resources from redundant | Degraded | | | | | | |
| | | | | | Non-redundant: sufficient from insufficient | Degraded | | | | | | |
| | | | | | Non-redundant: insufficient | Critical | | | | | | |
| | | | | | Redundant degrade from full | Degraded | | | | | | |
| | | | | | Redundant degrade from non- redundant | Degraded | | | | | | |
| Watchdog | 03h | All | Watchdog 2 23h | Sensor Specific | Timer expired, status only | ОК | As | - | Trig Offset | A, I | Х | |
| | | | | 6Fh | Hard reset | | | | | | | |
| | | | | | Power down | | | | | | | |
| | | | | | Power cycle Timer interrupt | | | | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|--|------------------|-------------------------------------|---|---------------------------|---|-------------------|----------------------|-------------------------------|-----------------------|-------|---------|
| Platform Security Violation | 04h | All | Platform Security Violation Attempt 06h | Sensor Specific 6Fh | Secure mode violation attempt Out-of-band access password violation | ОК | As and De | _ | Trig Offset | A, I | Х |
| Physical Security | 05h | Chassis Intrusion is chassis- | Physical Security 05h | Sensor Specific 6Fh | Chassis intrusion | OK | As and De | _ | Trig Offset | A | Х |
| | | specific | 0511 | 0511 | LAN leash lost ^[2] | Degraded | | | | | |
| FP Diag Interrupt (NMI) | 07h | All | Critical Interrupt 13h | Sensor Specific 6Fh | Front panel NMI/diagnostic interrupt Bus uncorrectable error | ОК | As | - | Trig Offset | А, І | _ |
| System Event Log | 09h | All | Event Logging Disabled 10h | Sensor Specific 6Fh | Log area reset/cleared | ок | As | _ | Trig Offset | A, I | Х |
| Session Audit | 0Ah | All | Session Audit 2Ah | Sensor Specific 6Fh | 00h – Session activation 01h – Session deactivation | ОК | | _ | As defined by IPMI | A, I | Х |
| System Event ('System Event') | 0Bh | All | System Event 12h | Sensor Specific 6Fh | 00 – System reconfigured 04 – PEF action | ОК | As | _ | Trig Offset | A, I | Х |
| BB +1.2V Vtt | 10h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| BB+1.8V NIC Core | 11h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | Х |
| BB +1.5V AUX | 12h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB +1.5V | 13h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|------------------------------------|------------------|------------------------------|--------------------|----------------------------|---------------------------|-------------------|----------------------|-------------------------------|------------|-------|---------|
| BB +1.8V | 14h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB +3.3V | 15h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB +3.3V STB | 16h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | Х |
| BB +1.5V ESB | 17h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | Х |
| BB +5V | 18h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB +1.2V NIC | 19h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB +12V AUX | 1Ah | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB 0.9V | 1Bh | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| BB Vbat | 1Eh | All | Voltage 02h | Digital Discrete 05h | 01h – Limit exceeded | Critical | As and De | _ | R, T | A, I | Х |
| BB Temp | 30h | All | Temperature 01h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | Х |
| Front Panel Temp | 32h | All | Temperature 01h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | Х |
| FBDIMM Aggregate ^[3] | 48h | All | Temperature 01h | Threshold 01h | _ | - | - | _ | _ | A, I | - |
| CPU 1 FAN | 50h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | - |
| CPU 2 FAN | 51h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| SYS FAN 1 TACH | 52h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | - |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|--|------------------|------------------------------|-------------|------------------------|---------------------------|-------------------|----------------------|-------------------------------|------------|-------|---------|
| SYS FAN 2 TACH | 53h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| SYS FAN 3 TACH' | 54h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | - |
| SYS FAN 4 TACH | 55h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | - |
| SYS FAN 5 TACH' | 56h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| SYS FAN 6 TACH | 57h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | - |
| Tach Fan (Not used on this server) | 58h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| Tach Fan (Not used on this server) | 59h | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| Tach Fan (Not used on this server) | 5Ah | Chassis- specific | Fan 04h | Threshold 01h | [l] [c,nc] ^[4] | Threshold defined | As and De | Analog | R, T | M, I | _ |
| Fan 1 Present | 60h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | - | Т | A | - |
| Fan 2 Present | 61h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | - | Т | A | _ |
| Fan 3 Present | 62h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | - | Т | A | - |
| Fan 4 Present | 63h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | - | Т | A | _ |
| Fan 5 Present | 64h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | - | Т | A | _ |
| Fan 6 Present | 65h | Chassis- specific | Fan 04h | Generic 08h | Device present | OK | As and De | _ | Т | A | _ |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|-----------------------------------|------------------|------------------------------|--------------|------------------------|---|-----------------|----------------------|-------------------------------|-------------|-------|---------|
| Fan 7 Present | 66h | Chassis- specific | Fan 04h | Generic 08h | Device present | ОК | As and De | - | Т | A | _ |
| Fan 8 Present | 67h | Chassis- specific | Fan 04h | Generic 08h | Device present | ОК | As and De | _ | Т | A | _ |
| Fan 9 Present | 68h | Chassis- specific | Fan 04h | Generic 08h | Device present | ОК | As and De | - | Т | A | - |
| Fan 10 Present | 69h | Chassis- specific | Fan 04h | Generic 08h | Device present | ОК | As and De | - | Т | A | - |
| Fan Redun- | 6Fh | Chassis- | Fan | Generic | Full redundant | OK | As and De | _ | Trig Offset | А | Х |
| dancy ^[5] | | specific | 04h | 0Bh | Redundancy lost | Degraded | | | | | |
| | | | | | Redundancy degraded | Degraded | - | | | | |
| | | | | | Non-redundant: sufficient resources from redundant | Degraded | | | | | |
| | | | | | Non-redundant: sufficient from insufficient | Degraded | | | | | |
| | | | | | Non-redundant: insufficient | Non Critical | | | | | |
| | | | | | Redundant degrade from full | Degraded | | | | | |
| | | | | | Redundant degrade from non- redundant | Degraded | | | | | |
| Power | 70h | Chassis- | Power Supply | Sensor | Presence | OK | As and De | _ | Trig Offset | A | Х |
| Supply Status ^[5] 1 | | specific | 08h | Specific | Failure | Degraded | | | | | |
| | | | | 6Fh | Predictive fail | Degraded | | | | | |
| | | | | | A/C lost | Degraded | | | | | |
| | | | | | Configuration error | OK | | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|--|------------------|------------------------------|--------------------|------------------------|--------------------------|----------------------|----------------------|-------------------------------|-------------|-------|---------|
| | | | | | | | As and De | - | Trig Offset | A | Х |
| Power | 71h | Chassis- | Power Supply | Sensor | Presence | ок | | | | | |
| Supply Status ^[5] 2 | | specific | 08h | Specific | Failure | Degraded | | | | | |
| | | | | 6Fh | Predictive fail | Degraded | | | | | |
| | | | | | A/C lost | Degraded | | | | | |
| | | | | | Configuration error | OK | | | | | |
| Power Nozzle | 78h | Chassis- specific | Current 03h | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| Power Supply 1 | | | | | | | | | | | |
| Power Nozzle | 79h | Chassis- specific | Current 03h | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| Power Supply 2 | | | | | | | | | | | |
| Power Gauge V1 rail (+12V) | 7Ah | Chassis- specific | Current 03h | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | - |
| Power Supply 1 | | | | | | | | | | | |
| Power Gauge V1 rail (+12v) | 7Bh | Chassis- specific | Current 03h | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| Power Supply 2 | | | | | | | | | | | |
| Power Gauge (aggregate power) | 7Ch | Chassis- specific | Other Units 0Bh | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| Power Supply 1 | | | | | | | | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|--|------------------|------------------------------|-----------------------------------|----------------------------------|---|-------------------|----------------------|-------------------------------|-------------|-------|---------|
| Power Gauge (aggregate power) | 7Dh | Chassis- specific | Other Units 0Bh | Threshold 01h | [u] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| Power Supply 2 | | | | | | | | | | | |
| System ACPI Power State | 82h | All | System ACPI Power State 22h | Sensor Specific 6Fh | S0/G0 S1 S3 S4 S5/G2 G3 mechanical off | ОК | As | _ | Trig Offset | Α, Ι | X |
| Button | 84h | All | Button 14h | Sensor Specific 6Fh | Power button Reset button | ок | As | _ | Trig Offset | A, I | Х |
| SMI Timeout | 85h | All | SMI Timeout F3h | Digital Discrete 03h | 01h – State asserted | Critical | As and De | - | Trig Offset | A, I | - |
| Sensor Failure | 86h | All | Sensor Failure F6h | OEM Sensor Specific 73h | I ² C device not found I ² C device error detected I ² C bus timeout | ОК | As | - | Trig Offset | A | Х |
| NMI Signal State | 87h | All | OEM C0h | Digital Discrete 03h | 01h – State asserted | ОК | - | 01h | - | A, I | - |
| SMI Signal State | 88h | All | OEM C0h | Digital Discrete 03h | 01h – State asserted | ОК | - | 01h | _ | A, I | - |
| Proc 1 | 90h | All | Processor | Sensor | IERR | Critical | As and De | - | Trig Offset | М | Х |
| Status | | | 07h | Specific | Thermal trip | Critical | | | | | |
| | | | | 6Fh | Config error | Critical | | | | | |
| 1 | | | | | Presence | OK | 1 | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|------------------------------------|------------------|------------------------------|--------------------|------------------------|--------------------------|-------------------|----------------------|-------------------------------|---------------------|-------|---------|
| | | | | | Disabled | Degraded | | | | | |
| Proc 2 | 91h | All | Processor | Sensor | IERR | Critical | As and De | - | Trig Offset | М | Х |
| Status | | | 07h | Specific | Thermal trip | Critical | | | | | |
| | | | | 6Fh | Config error | Critical | | | | | |
| | | | | | Presence | OK | - | | | | |
| | | | | | Disabled | Degraded | | | | | |
| Proc 1 Temp ^[6] | 98h | All | Temperature 01h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| P1 Therm Margin ^[7] | 99h | All | Temperature 01h | Threshold 01h | _ | - | - | - | - | A, I | _ |
| Proc 2 Temp ^[6] | 9Ah | All | Temperature 01h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A, I | _ |
| P2 Therm Margin ^[7] | 9Bh | All | Temperature 01h | Threshold 01h | _ | - | - | - | - | A, I | _ |
| P1B Therm Margin ^[8] | 9Ch | All | Temperature 01h | Threshold 01h | - | - | - | - | - | A, I | _ |
| P2B Therm Margin ^[8] | 9Dh | All | Temperature 01h | Threshold 01h | _ | - | - | _ | - | A, I | _ |
| PCIe Link0 | A0h | All | Sensor Specific | PCle Link0 | Bus correctable error | ОК | As | - | See the BIOS EPS | A, i | _ |
| | | | 6Fh | | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link1 | A1h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | _ |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link2 | A2h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|-------------------------------|------------------|------------------------------|--------------------|------------------------|--------------------------|-------------|----------------------|-------------------------------|---------------------|-------|---------|
| PCIe Link3 | A3h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | _ | See the BIOS EPS | A, I | _ |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link4 | A4h | All | Sensor Specific | Sensor Specific | Bus correctable error | OK | As | - | See the BIOS EPS | A, I | _ |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link5 | A5h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | _ | See the BIOS EPS | A, I | _ |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link6 | A6h | All | Sensor Specific | Sensor Specific | Bus correctable error | OK | As | _ | See the BIOS EPS | A, I | _ |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link7 | A7h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | _ | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link8 | A8h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | _ | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | - | | | | |
| PCIe Link9 | A9h | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | _ | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | - | | | | |
| PCIe Link10 | AAh | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | - | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|--------------------------------|------------------|------------------------------|--------------------|----------------------------|--------------------------|-------------------|----------------------|-------------------------------|---------------------|-------|---------|
| PCIe Link11 | ABh | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link12 | ACh | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| PCIe Link13 | ADh | All | Sensor Specific | Sensor Specific | Bus correctable error | ОК | As | - | See the BIOS EPS | A, I | - |
| | | | 6Fh | 6Fh | Bus uncorrectable error | Degraded | | | | | |
| Proc 1 Thermal Control | C0h | All | Temperature 01h | Threshold 01h | [u] [c] | Non- Critical | As and De | Analog | Trig Offset | М | _ |
| Proc 2 Thermal Control | C1h | All | Temperature 01h | Threshold 01h | [u] [c] | Non- Critical | As and De | Analog | Trig Offset | М | - |
| Proc 1 VRD Over Temp | C8h | All | Temperature 01h | Digital Discrete 05h | 01h – Limit exceeded | Non- Critical | As and De | - | Trig Offset | М | _ |
| Proc 2 VRD Over Temp | C9h | All | Temperature 01h | Digital Discrete 05h | 01h – Limit exceeded | Non- Critical | As and De | _ | Trig Offset | М | _ |
| Proc 1 Vcc | D0h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A | _ |
| Proc 2 Vcc | D1h | All | Voltage 02h | Threshold 01h | [u,l] [c,nc] | Threshold defined | As and De | Analog | R, T | A | - |
| Proc 1 Vcc Out-of- Range | D2h | All | Voltage 02h | Digital Discrete 05h | 01h – Limit exceeded | Non- Critical | As and De | Discrete | R, T | A | _ |
| Proc 2 Vcc Out-of- Range | D3h | All | Voltage 02h | Digital Discrete 05h | 01h – Limit exceeded | Non- Critical | As and De | Discrete | R, T | A | _ |

84

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|-------------------------------|------------------|------------------------------|-------------------|------------------------|--------------------------|-------------|----------------------|-------------------------------|-------------|-------|---------|
| CPU Population Error | D8h | All | Processor 07h | Generic 03h | 01h State asserted | Critical | As and De | - | R, T | A | _ |
| DIMM A1 | E0h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | _ | Trig Offset | A | - |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM A2 | E1h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | - | Trig Offset | A | - |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM B1 | E2h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | - | Trig Offset | A | - |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM B2 | E3h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | _ | Trig Offset | A | - |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM C1 | E4h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | - | Trig Offset | A | _ |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM C2 | E5h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | _ | Trig Offset | A | _ |
| | | | 21h | 6Fh | Device installed | OK | | | | | |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|-------------------------------|------------------|------------------------------|---------------------------|---------------------------|---|-------------|----------------------|-------------------------------|-------------|-------|---------|
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM D1 | E6h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | _ | Trig Offset | A | _ |
| | | | 21h | 6Fh | Device installed | OK | - | | | | |
| | | | | | Disabled | Degraded | - | | | | |
| | | | | | Sparing | OK | | | | | |
| DIMM D2 | E7h | All | Slot Connector | Sensor Specific | Fault status asserted | Degraded | As | _ | Trig Offset | A | - |
| | | | 21h | 6Fh | Device installed | OK | | | | | |
| | | | | | Disabled | Degraded | | | | | |
| | | | | | Sparing | OK | | | | | |
| Memory A Error | ECh | All | Memory 0Ch | Sensor Specific 6Fh | Correctable ECC Uncorrectable ECC | ОК | As | - | Trig Offset | A | - |
| Memory B Error | EDh | All | Memory 0Ch | Sensor Specific 6Fh | Correctable ECC Uncorrectable ECC | ОК | As | _ | Trig Offset | A | _ |
| Memory C Error | EEh | All | Memory 0Ch | Sensor Specific 6Fh | Correctable ECC Uncorrectable ECC | ОК | As | _ | Trig Offset | A | _ |
| Memory D Error | EFh | All | Memory 0Ch | Sensor Specific 6Fh | Correctable ECC Uncorrectable ECC | OK | As | _ | Trig Offset | A | _ |
| B0 DIMM Sparing Enabled | F0h | All | Entity Presence 25h | Sensor Specific 6Fh | Entity present | OK | As | _ | Trig Offset | A | _ |
| B0 DIMM | F1h | All | Memory | Discrete | Fully redundant | ОК | As | _ | Trig Offset | A | _ |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|---------------------------------------|------------------|------------------------------|---------------------------|---------------------------|---|-------------|----------------------|-------------------------------|-------------|-------|---------|
| Sparing Redun- dancy | | | 0Ch | 0Bh | Non-redundant: sufficient resources from redundant | Degraded | | | | | |
| | | | | | Non-redundant: sufficient resources from insufficient resources | | | | | | |
| | | | | | Non-redundant: Insufficient resources | Crtical | - | | | | |
| B1 DIMM Sparing Enabled | F2h | All | Entity Presence 25h | Sensor Specific 6Fh | Entity present | ОК | As | - | Trig Offset | A | _ |
| | | | | | Fully redundant | OK | As | _ | Trig Offset | A | _ |
| B1 DIMM Sparing Redun- dancy | F3h | All | Memory 0Ch | Discrete 0Bh | Non-redundant: sufficient resources from redundant | Degraded | | | | | |
| | | | | | Non-redundant: sufficient resources from insufficient resources | | | | | | |
| | | | | | Non-redundant: insufficient resources | Crtical | | | | | |
| B01 DIMM Mirroring Enabled | F4h | All | Entity Presence 25h | Sensor Specific 6Fh | Entity present | ОК | As | - | Trig Offset | A | - |
| B01 DIMM | F5h | All | Memory | Discrete | Fully redundant | ОК | As | - | Trig Offset | A | - |

| Sensor Name ^[1] | Sensor Number | System Applica- bility | Sensor Type | Event/Rea ding Type | Event Offset Triggers | Criticality | Assert/De-a ssert | Readable Value/Offse ts | Event Data | Rearm | Standby |
|-------------------------------|------------------|------------------------------|-------------|------------------------|---|-------------|----------------------|-------------------------------|------------|-------|---------|
| Mirroring Redun- dancy | | | 0Ch | 0Bh | Non-redundant: sufficient resources from redundant | Degraded | | | | | |
| | | | | | Non-redundant: sufficient resources from insufficient resources | | | | | | |
| | | | | | Non-redundant: insufficient resources | Crtical | | | | | |

Notes:

1. Actual sensor name strings in SDR may vary from the names in this table, according to platform-specific usage.

- 2. Not supported, except for ESB2 embedded NICs.
- 3. The FBDIMM Aggregate sensor only has effect when CLTT is enabled.
- 4. For system with redundant cooling capability, the contribution to system status is determined by the fan redundancy sensor.
- 5. Sensor only presents status on systems that have applicable redundancy (for instance, redundant fan or power supply).
- 6. Applicable with Intel[®] Xeon[®] Processor 5000 series.
- 7. Applicable with Intel[®] Xeon[®] Processor 5100 series and 45-nm 2P Intel[®] Xeon[®] Processor.
- 8. Applicable with Intel[®] Xeon[®] Processor 5300 series and 45-nm 2P Intel[®] Xeon[®] Processor.

Appendix C: POST Code Diagnostic LED Decoder

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the Diagnostic LEDs can be used to identify the last POST process that was executed.

Each POST code is represented by a combination of colors from the four LEDs. The LEDs are capable of displaying three colors: green, red, and amber. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. Each bit in the upper nibble is represented by a red LED and each bit in the lower nibble is represented by a green LED. If both bits are set in the upper and lower nibbles, then both red and green LEDs are lit, resulting in an amber color. If both bits are clear, then the LED is off.

| | AF000541 |
|--|----------|

| | AF000541 |
|-----------------------|-------------------------|
| A. Status LED | D. Bit 2 LED (POST LED) |
| B. ID LED | E. Bit 1 LED (POST LED) |
| C. MSB LED (POST LED) | F. LSB LED (POST LED) |

Figure 27. Diagnostic LED Placement Diagram

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

- Red bits = 1010b = Ah
- Green bits = 1100b = Ch •

Since the red bits correspond to the upper nibble and the green bits correspond to the lower nibble, the two are concatenated as ACh.

| | 8h | | 8h 4h | | 2h | | 1h | |
|--------|-------|-------|-------|-------|-------|-------|-----|-------|
| LEDs | Red | Green | Red | Green | Red | Green | Red | Green |
| ACh | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| Result | Amber | | Green | | Red | | Off | |
| | MSB | | Bit 2 | | Bit 1 | | LS | SB |

Table 51. POST Progress Code LED Example

| | | gnostic L | | | Description | |
|---------------|-----|-----------|-------|------|---|--|
| Checkpoint | | een, R=R | | mber | | |
| MSB | | Bit 2 | Bit 1 | LSB | | |
| Host Processo | ſ | | | | | |
| 0x10h | Off | Off | Off | R | Power-on initialization of the host processor (bootstrap processor) | |
| 0x11h | Off | Off | Off | Α | Host processor cache initialization (including AP) | |
| 0x12h | Off | Off | G | R | Starting application processor initialization | |
| 0x13h | Off | Off | G | А | SMM initialization | |
| Chipset | | • | | | | |
| 0x21h | Off | Off | R | G | Initializing a chipset component | |
| Memory | | | | | | |
| 0x22h | Off | Off | А | Off | Reading configuration data from memory (SPD on DIMM) | |
| 0x23h | Off | Off | А | G | Detecting presence of memory | |
| 0x24h | Off | G | R | Off | Programming timing parameters in the memory controller | |
| 0x25h | Off | G | R | G | Configuring memory parameters in the memory controller | |
| 0x26h | Off | G | А | Off | Optimizing memory controller settings | |
| 0x27h | Off | G | А | G | Initializing memory, such as ECC init | |
| 0x28h | G | Off | R | Off | Testing memory | |
| PCI Bus | 1 | 1 | | | | |
| 0x50h | Off | R | Off | R | Enumerating PCI busses | |
| 0x51h | Off | R | Off | А | Allocating resources to PCI busses | |
| 0x52h | Off | R | G | R | Hot-plug PCI controller initialization | |
| 0x53h | Off | R | G | А | Reserved for PCI bus | |
| 0x54h | Off | А | Off | R | Reserved for PCI bus | |
| 0x55h | Off | А | Off | А | Reserved for PCI bus | |
| 0x56h | Off | А | G | R | Reserved for PCI bus | |
| 0x57h | Off | А | G | А | Reserved for PCI bus | |

Table 52. Diagnostic LED POST Code Decoder

| | Diagnostic LED Decoder | | | oder | Description |
|----------------|------------------------|----------|-------|------|---|
| Checkpoint | | een, R=F | 1 | 1 | 4 |
| | MSB | Bit 2 | Bit 1 | LSB | |
| 0x58h | G | R | Off | R | Resetting USB bus |
| 0x59h | G | R | Off | А | Reserved for USB devices |
| ATA/ATAPI/SA | NTA | _ | _ | | |
| 0x5Ah | G | R | G | R | Resetting PATA/SATA bus and all devices |
| 0x5Bh | G | R | G | А | Reserved for ATA |
| SMBUS | | | | | |
| 0x5Ch | G | А | Off | R | Resetting SMBUS |
| 0x5Dh | G | А | Off | А | Reserved for SMBUS |
| Local Console | | | | | |
| 0x70h | Off | R | R | R | Resetting the video controller (VGA) |
| 0x71h | Off | R | R | A | Disabling the video controller (VGA) |
| 0x72h | Off | R | А | R | Enabling the video controller (VGA) |
| Remote Conso | | 1 | 1 | 1 | |
| 0x78h | G | R | R | R | Resetting the console controller |
| 0x79h | G | R | R | A | Disabling the console controller |
| 0x73h | G | R | A | R | Enabling the console controller |
| | - | ĸ | A | ĸ | |
| Keyboard (PS/2 | | 01 | 01 | | |
| 0x90h | R | Off | Off | R | Resetting the keyboard |
| 0x91h | R | Off | Off | A | Disabling the keyboard |
| 0x92h | R | Off | G | R | Detecting the presence of the keyboard |
| 0x93h | R | Off | G | А | Enabling the keyboard |
| 0x94h | R | G | Off | R | Clearing keyboard input buffer |
| 0x95h | R | G | Off | А | Instructing keyboard controller to run Self Test (PS/2 only) |
| Mouse (PS/2 o | r USB) | | | | |
| 0x98h | А | Off | Off | R | Resetting the mouse |
| 0x99h | А | Off | Off | А | Detecting the mouse |
| 0x9Ah | Α | Off | G | R | Detecting the presence of mouse |
| 0x9Bh | А | Off | G | А | Enabling the mouse |
| Fixed Media | 1 | 1 | 1 | 1 | |
| 0xB0h | R | Off | R | R | Resetting fixed media device |
| 0xB1h | R | Off | R | A | Disabling fixed media device |
| 0xB2h | R | Off | A | R | Detecting presence of a fixed media device (IDE hard drive detection, etc.) |
| 0xB3h | R | Off | А | А | Enabling/configuring a fixed media device |
| Removable Me | | 1 | 1 | 1 | |
| 0xB8h | А | Off | R | R | Resetting removable media device |
| 0xB9h | A | Off | R | A | Disabling removable media device |
| 0xBAh | A | Off | A | R | Detecting presence of a removable media device (IDE CDROM detection, etc.) |
| 0xBCh | A | G | R | R | Enabling/configuring a removable media device |
| Boot Device | Selectio | n | 1 | 1 | |
| 0xD0 | R | R | Off | R | Trying boot device selection |

| | | | LED Deco | | Description |
|-------------------|------------|------------|----------|-----|--|
| Checkpoint | | | Red, A=A | | 4 |
| 0.54 | MSB | Bit 2 | Bit 1 | LSB | The back is the two sets of the |
| 0xD1 | R | R | Off | A | Trying boot device selection |
| 0xD2 | R | R | G | R | Trying boot device selection |
| 0xD3 | R | R | G | A | Trying boot device selection |
| 0xD4 | R | А | Off | R | Trying boot device selection |
| 0xD5 | R | A | Off | А | Trying boot device selection |
| 0xD6 | R | А | G | R | Trying boot device selection |
| 0xD7 | R | А | G | А | Trying boot device selection |
| 0xD8 | А | R | Off | R | Trying boot device selection |
| 0xD9 | А | R | Off | А | Trying boot device selection |
| 0XDA | А | R | G | R | Trying boot device selection |
| 0xDB | А | R | G | А | Trying boot device selection |
| 0xDC | А | А | Off | R | Trying boot device selection |
| 0xDE | А | А | G | R | Trying boot device selection |
| 0xDF | А | Α | G | А | Trying boot device selection |
| Pre-EFI Initializ | zation (PE | I) Core | | | L |
| 0xE0h | R | R | R | Off | Started dispatching early initialization modules (PEIM) |
| 0xE2h | R | R | A | Off | Initial memory found, configured, and installed correctly |
| 0xE1h | R | R | R | G | Reserved for initialization module use (PEIM) |
| 0xE3h | R | R | A | G | Reserved for initialization module use (PEIM) |
| Driver Execution | | | | - | |
| 0xE4h | R | A | R | Off | Entered EFI driver execution phase (DXE) |
| 0xE5h | R | A | R | G | Started dispatching drivers |
| 0xE6h | R | A | A | Off | Started dispatching drivers |
| | ĸ | A | А | Oli | |
| DXE Drivers | | Т. | 1. | | |
| 0xE7h | R | A | A | G | Waiting for user input |
| 0xE8h | А | R | R | Off | Checking password |
| 0xE9h | А | R | R | G | Entering the BIOS setup |
| 0xEAh | А | R | A | Off | Flash Update |
| 0xEEh | А | А | А | Off | Calling Int 19. One beep unless silent boot is enabled. |
| 0xEFh | А | А | А | G | Unrecoverable boot failure/S3 resume failure |
| Runtime Phase | e/EFI Opei | rating Sy | stem Boc | t | |
| 0xF4h | R | А | R | R | Entering Sleep state |
| 0xF5h | R | А | R | А | Exiting Sleep state |
| 0xF8h | А | R | R | R | Operating system has requested EFI to close boot services (ExitBootServices () has been called) |
| 0xF9h | А | R | R | А | Operating system has switched to virtual address mode (SetVirtualAddressMap () has been called) |
| 0xFAh | А | R | A | R | Operating system has requested the system to reset (ResetSystem () has been called) |
| Pre-EFI Initializ | zation Mo | dule (PEII | //Recove | ery | |
| 0x30h | Off | Off | R | R | Crisis recovery has been initiated because of a user request |
| 0x31h | Off | Off | R | A | Crisis recovery has been initiated by software (corrupt flash) |
| 0x34h | Off | G | R | R | Loading crisis recovery capsule |
| | | 1- | 1., | 1 | |

| | Dia | gnostic L | ED Deco | der | Description |
|------------|-------------------------|-----------|---------|------|--|
| Checkpoint | G=Green, R=Red, A=Amber | | | mber | |
| | MSB | Bit 2 | Bit 1 | LSB | |
| 0x35h | Off | G | R | А | Handing off control to the crisis recovery capsule |
| 0x3Fh | G | G | А | А | Unable to complete crisis recovery. |

Appendix D: POST Code Errors

Whenever possible, the BIOS will output the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware that is being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The response column in the following table is divided into two types:

- **Pause:** The message is displayed on the Error Manager screen, an error is logged to the SEL, and user input is required to continue. The user can take immediate corrective action or choose to continue booting.
- Halt: The message is displayed on the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system.

| Error Code | Error Message | Response |
|------------|---|----------|
| 004C | Keyboard/interface error | Pause |
| 0012 | CMOS date/time not set | Pause |
| 5220 | Configuration cleared by jumper | Pause |
| 5221 | Passwords cleared by jumper | Pause |
| 5223 | Configuration default loaded | Pause |
| 0048 | Password check failed | Halt |
| 0141 | PCI resource conflict | Pause |
| 0146 | Insufficient memory to shadow PCI ROM | Pause |
| 8110 | Processor 01 internal error (IERR) on last boot | Pause |
| 8111 | Processor 02 internal error (IERR) on last boot | Pause |
| 8120 | Processor 01 thermal trip error on last boot | Pause |
| 8121 | Processor 02 thermal trip error on last boot | Pause |
| 8130 | Processor 01 disabled | Pause |
| 8131 | Processor 02 disabled | Pause |
| 8160 | Processor 01 unable to apply BIOS update | Pause |
| 8161 | Processor 02 unable to apply BIOS update | Pause |
| 8190 | Watchdog timer failed on last boot | Pause |
| 8198 | Operating system boot watchdog timer expired on last boot | Pause |
| 0192 | L3 cache size mismatch | Halt |
| 0194 | CPUID, processor family are different | Halt |
| 0195 | Front side bus mismatch | Pause |
| 0197 | Processor speeds mismatched | Pause |
| 8300 | Baseboard management controller failed self-test | Pause |
| 8306 | Front panel controller locked | Pause |

Table 53. POST Error Messages and Handling

| Error Code | Error Message | Response |
|------------|--|----------|
| 8305 | Hot-swap controller failed | Pause |
| 84F2 | Baseboard management controller failed to respond | Pause |
| 84F3 | Baseboard management controller in update mode | Pause |
| 84F4 | Sensor data record empty | Pause |
| 84FF | System event log full | Pause |
| 8500 | Memory Component could not be configured in the selected RAS mode. | Pause |
| 8520 | DIMM_A1 failed Self Test (BIST). | Pause |
| 8521 | DIMM_A2 failed Self Test (BIST). | Pause |
| 8522 | DIMM_A3 failed Self Test (BIST). | Pause |
| 8523 | DIMM_A4 failed Self Test (BIST). | Pause |
| 8524 | DIMM_B1 failed Self Test (BIST). | Pause |
| 8525 | DIMM_B2 failed Self Test (BIST). | Pause |
| 8526 | DIMM_B3 failed Self Test (BIST). | Pause |
| 8527 | DIMM_B4 failed Self Test (BIST). | Pause |
| 8528 | DIMM_C1 failed Self Test (BIST). | Pause |
| 8529 | DIMM_C2 failed Self Test (BIST). | Pause |
| 852A | DIMM_C3 failed Self Test (BIST). | Pause |
| 852B | DIMM_C4 failed Self Test (BIST). | Pause |
| 852C | DIMM_D1 failed Self Test (BIST). | Pause |
| 852D | DIMM_D2 failed Self Test (BIST). | Pause |
| 852E | DIMM_D3 failed Self Test (BIST). | Pause |
| 852F | DIMM_D4 failed Self Test (BIST). | Pause |
| 8540 | Memory component lost redundancy during the last boot. | Pause |
| 8580 | DIMM_A1 correctable ECC error encountered. | Pause |
| 8581 | DIMM_A2 correctable ECC error encountered. | Pause |
| 8582 | DIMM_A3 correctable ECC error encountered. | Pause |
| 8583 | DIMM_A4 correctable ECC error encountered. | Pause |
| 8584 | DIMM_B1 correctable ECC error encountered. | Pause |
| 8585 | DIMM_B2 correctable ECC error encountered. | Pause |
| 8586 | DIMM_B3 correctable ECC error encountered. | Pause |
| 8587 | DIMM_B4 correctable ECC error encountered. | Pause |
| 8588 | DIMM_C1 correctable ECC error encountered. | Pause |
| 8589 | DIMM_C2 correctable ECC error encountered. | Pause |
| 858A | DIMM_C3 correctable ECC error encountered. | Pause |
| 858B | DIMM_C4 correctable ECC error encountered. | Pause |
| 858C | DIMM_D1 correctable ECC error encountered. | Pause |
| 858D | DIMM_D2 correctable ECC error encountered. | Pause |
| 858E | DIMM_D3 correctable ECC error encountered. | Pause |
| 858F | DIMM_D4 correctable ECC error encountered. | Pause |
| 8600 | Primary and secondary BIOS IDs do not match. | Pause |
| 8601 | Override jumper is set to force boot from lower alternate BIOS bank of flash ROM | Pause |
| 8602 | Watchdog timer expired (secondary BIOS may be bad!) | Pause |
| 8603 | Secondary BIOS checksum fail | Pause |

POST Error Beep Codes

The following table lists POST error beep codes. Prior to system Video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user visible code on POST Progress LEDs.

| Beeps | Error Message | Description |
|-------|----------------------------|--|
| 3 | Memory error | System halted because a fatal error related to the memory was detected. |
| 6 | BIOS rolling back error | The system has detected a corrupted BIOS in the flash part, and is rolling back to the last good BIOS. |

Table 54. POST Error Beep Codes

The BMC may generate beep codes upon detection of failure conditions. Beep codes are sounded each time the problem is discovered, such as on each power-up attempt, but are not sounded continuously. Codes that are common across all Intel[®] server boards and systems that use the Intel[®] 5000 chipset are listed in the following table. Each digit in the code is represented by a sequence of beeps whose count is equal to the digit.

Table 55. BMC Beep Codes

| Code | Reason for Beep | Associated Sensors | Supported? |
|---------|---|--|------------|
| 1-5-2-1 | CPU: Empty slot/population error – Processor slot 1 is not populated. | CPU Population Error | Yes |
| 1-5-2-2 | CPU: No processors (terminators only) | N/A | No |
| 1-5-2-3 | CPU: Configuration error (e.g., VID mismatch) | N/A | No |
| 1-5-2-4 | CPU: Configuration error (e.g, BSEL mismatch) | N/A | No |
| 1-5-4-2 | Power fault: DC power unexpectedly lost (power good dropout) | Power Unit – power unit failure offset | Yes |
| 1-5-4-3 | Chipset control failure | N/A | No |
| 1-5-4-4 | Power control fault | Power Unit – soft power control failure offset | Yes |

Appendix E: Supported Intel[®] Server Chassis

The Intel[®] Server Boards S5000PSL and S5000XSL are supported in the following Intel[®] pedestal server chassis:

- Intel[®] Server Chassis SC5400 BASE
- Intel[®] Server Chassis SC5400 BRP
- Intel[®] Server Chassis SC5400 LX
- Intel[®] Server Chassis SC5400 LXi
- Intel[®] Entry Server Chassis SC5299-E DP
- Intel[®] Entry Server Chassis SC5299-E BRP

Glossary

This appendix contains important terms used in the preceding chapters. For ease of use, numeric entries are listed first (e.g., "82460GX") followed by alpha entries (e.g., "AGP 4x"). Acronyms are followed by non-acronyms.

| Term | Definition |
|--------|---|
| ACPI | Advanced Configuration and Power Interface |
| AP | Application Processor |
| APIC | Advanced Programmable Interrupt Control |
| ASIC | Application Specific Integrated Circuit |
| ASMI | Advanced Server Management Interface |
| BIOS | Basic Input/Output System |
| BIST | Built-In Self Test |
| BMC | Baseboard Management Controller |
| BNB | Blackford NorthBridge chipset |
| Bridge | Circuitry connecting one computer bus to another, allowing an agent on one to access the other |
| BSP | Bootstrap Processor |
| byte | 8-bit quantity. |
| CBC | Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis. |
| CEK | Common Enabling Kit |
| CHAP | Challenge Handshake Authentication Protocol |
| CMOS | In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board. |
| DPC | Direct Platform Control |
| EEPROM | Electrically Erasable Programmable Read-Only Memory |
| EHCI | Enhanced Host Controller Interface |
| EMP | Emergency Management Port |
| EPS | External Product Specification |
| ESB2 | Enterprise South Bridge 2 |
| FBD | Fully Buffered DIMM |
| FMB | Flexible Mother Board |
| FRB | Fault Resilient Booting |
| FRU | Field Replaceable Unit |
| FSB | Front Side Bus |
| GB | 1024 MB |
| GPIO | General Purpose I/O |
| GTL | Gunning Transceiver Logic |
| HSC | Hot-Swap Controller |
| Hz | Hertz (1 cycle/second) |
| I2C | Inter-Integrated Circuit Bus |
| IA | Intel [®] Architecture |
| IBF | Input Buffer |
| ICH | I/O Controller Hub |

| Term | Definition |
|-------|--|
| IC MB | Intelligent Chassis Management Bus |
| IERR | Internal Error |
| IFB | I/O and Firmware Bridge |
| INTR | Interrupt |
| IP | Internet Protocol |
| IPMB | Intelligent Platform Management Bus |
| IPMI | Intelligent Platform Management Interface |
| IR | Infrared |
| ITP | In-Target Probe |
| KB | 1024 bytes |
| KCS | Keyboard Controller Style |
| LAN | Local Area Network |
| LCD | Liquid Crystal Display |
| LED | Light Emitting Diode |
| LPC | Low Pin Count |
| LUN | Logical Unit Number |
| MAC | Media Access Control |
| MB | 1024KB |
| MCH | Memory Controller Hub |
| MD2 | Message Digest 2 – Hashing Algorithm |
| MD5 | Message Digest 5 – Hashing Algorithm – Higher Security |
| ms | milliseconds |
| MTTR | Memory Type Range Register |
| Mux | Multiplexor |
| NIC | Network Interface Controller |
| NMI | Nonmaskable Interrupt |
| OBF | Output Buffer |
| OEM | Original Equipment Manufacturer |
| Ohm | Unit of electrical resistance |
| PEF | Platform Event Filtering |
| PEP | Platform Event Paging |
| PIA | Platform Information Area (This feature configures the firmware for the platform hardware) |
| PLD | Programmable Logic Device |
| PMI | Platform Management Interrupt |
| POST | Power-On Self Test |
| PSMI | Power Supply Management Interface |
| PWM | Pulse-Width Modulation |
| RAM | Random Access Memory |
| RASUM | Reliability, Availability, Serviceability, Usability, and Manageability |
| RISC | Reduced Instruction Set Computing |
| ROM | Read Only Memory |
| RTC | Real-Time Clock (Component of ICH peripheral chip on the server board) |
| SDR | Sensor Data Record |

| Term | Definition |
|---------|---|
| SECC | Single Edge Connector Cartridge |
| SEEPROM | Serial Electrically Erasable Programmable Read-Only Memory |
| SEL | System Event Log |
| SIO | Server Input/Output |
| SMI | Server Management Interrupt (SMI is the highest priority nonmaskable interrupt) |
| SMM | Server Management Mode |
| SMS | Server Management Software |
| SNMP | Simple Network Management Protocol |
| TBD | To Be Determined |
| TIM | Thermal Interface Material |
| UART | Universal Asynchronous Receiver/Transmitter |
| UDP | User Datagram Protocol |
| UHCI | Universal Host Controller Interface |
| UTC | Universal time coordinare |
| VID | Voltage Identification |
| VRD | Voltage Regulator Down |
| Word | 16-bit quantity |
| ZIF | Zero Insertion Force |

Reference Documents

See the following documents for additional information:

- Intel[®] S5000 Server Board Family Datasheet
- Intel[®] Server Boards S5000PSL and S5000XSL Specification Update
- Intel[®] 5000 Series Chipset Memory Controller Hub Datasheet
- Intel[®] 631xESB/632xESB I/O Controller Hub Datasheet

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Intel: BB5000PSLSAS



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.