

Boosted Class D Amplifier with Speaker-Protection Monitoring and Flash LED Drivers

Mono Class D Speaker Amplifier

- Two-level Class G operation:
	- Boosted: 5 V nominal
- Bypassed: battery voltage is supplied directly
- 2.5-mA quiescent current, monitors powered down
- 1.7 W into 8 Ω (@ 10% THD+N)
- 102-dB signal-to-noise ratio (SNR, A-weighted)
- \cdot Idle channel noise 25 μ Vrms (A-weighted)
- 90% efficiency

Audio Input and Gain

- One differential analog input
- Speaker gain:
	- 9, 12, 15, and 18 dB and mute
	- Pop suppression, zero-crossing detect transitions

Flash LED Drivers

- Integrated dual LED drivers using the following:
	- Boost supply output voltage
	- Dual matched current regulators, 750 mA max each
- Programmable setting for Flash Mode current: 50–750 mA, in 50-mA steps
- Programmable setting for Flash-Inhibit Mode current: 50–350 mA, in 50-mA steps
- Programmable setting for Movie Mode current: 150, 120, 100, 80, 60, 40, 20 mA
- Programmable flash timer setting: 50–500 ms, in 25-ms steps
- Dedicated pin for flash trigger (FLEN)
- Dedicated pin for flash inhibit (FLINH)
- Thermally managed through boost-voltage regulation

(**Features** continue on page 2)

• Tablets

General Description

The CS35L32 is a low-quiescent power-integrated audio IC, with a mono full-bridge Class D speaker amplifier operating with a self-boosted Class G supply. Audio input is received differentially. Pop-and-click reduction is achieved with zerocrossing transitions at turn-on, turn-off and upon gain changes. Communication with the host processor is done using an I2C interface. In addition, an I2S bus is used to send monitor and status data.

When two CS35L32 devices are available on the same board, each is identified by its I2C chip address. Upon power-up or upon deasserting RESET, each CS35L32 reads the AD0 pin logic level and configures its I²C device address.

The speaker amplifier, using closed-loop $\Delta\Sigma$ modulation, achieves low levels of distortion. Class D amplifier efficiency allows operation at higher speaker power levels without generating excessive heat and without wasting power. Automatic Class G operation using a boosted supply to the speaker allows for even higher powers and higher crest factor. With a boosted speaker supply, operation at a fixed 5 V is achieved independently of line supplied battery voltage. The user can disable Class G operation.

The battery voltage, speaker voltage, and speaker current signals are monitored, digitized using $\Delta\Sigma$ converters, and serialized over an I²S bus. The speaker monitoring signals are part of a speaker-protection algorithm that is managed externally to the CS35L32. Outgoing data is sent over I2S with the CS35L32 in Slave or Master Mode. Battery voltage monitor data is accessible through I2C.

An integrated dual LED driver operates up to two LEDs in Flash Mode or Movie Mode. A flash event is triggered by an external signal. A flash-inhibit event is triggered by an external signal, and causes a reduction in flash current. A timer is provided for flash and flash inhibit events. Movie Mode operation has no timer and starts and ends via an I2C command. Flash and Movie Mode current levels, as well as the flash timer are I2C programmable.

Total power consumption when powering LEDs in Flash Mode or Movie Mode, and powering audio simultaneously, is managed by the user's choices in programming the current limit and in power budgeting. The primary goal is to manage audio and LED loads so the boost converter is not current limited and so the CS35L32 does not shut down due to overheating.

A latched shutdown of the audio amplifier occurs in the event of an output short pin to ground, pin to supply, or pin to pin. A latched shutdown of the CS35L32 also occurs on overtemperature. An LED driver shutdown occurs in the event of a shorted or open LED. The CS35L32 shuts down in the event of a battery (VP) undervoltage and autorecovers when the battery voltage recovers. The CS35L32 shuts down in the event of a stopped MCLK and autorecovers when MCLK recovers.

The CS35L32 responds to detection of a low battery in the presence of a flash event by reducing flash current and autorecovers when the battery voltage recovers.

The CS35L32 is reset by asserting RESET. CS35L32 power up and power down are managed through the RESET pin.

The CS35L32 is available in a 30-ball WLCSP package in the temperature range –10 to +70°C.

Table of Contents

1 Pin Descriptions

Figure 1-1. Top-Down (Through-Package) View—30-Ball WLCSP Package

Table 1-1. Pin Descriptions

2 Typical Connection Diagram

Notes:

- All external passive component values are nominal values.
- Key for capacitor types required:

Use low ESR, X7R/X5R capacitors.

** Use low ESR, X7R capacitors.

If no type symbol is shown next to a capacitor, any type may be used.

- As required, add protection circuitry to ensure compliance with the absolute maximum ratings in [Table 3-2.](#page-7-2)
- 1. C_{RST} is a ceramic capacitor and derates at DC voltages higher than 0 V. In this application, the capacitor should not derate to a value lower than 4 μ F across the specified boost output voltage in [Table 3-4.](#page-8-0) Capacitor tolerance and the temperature coefficient should also be taken into account to guarantee the $4-\mu F$ value.
- 2. Minimum pull-up resistor values are selected in accordance with the [Table 3-8](#page-10-1) V_{OL} specification. Maximum pull-up resistances are selected based on load capacitance and relevant switching specs ([Table 3-13](#page-13-0)).
- 3. Select each capacitor to be 0.22 μ F for an 18-Hz passband @ 12-dB amplifier gain, for a 3-dB roll-off. The equation for calculating the capacitance for a given passband is C = 1/(π * f * R_{INDIF}), where C is in F, R_{INDIF} is the differential input resistance in Ω, and f is in Hz (see
the differential input resistance specification in [Table 3-3\)](#page-7-3). Signal
- 4. R_{BST} _{SNS} is inherently tied to the accuracy of the BST_IPK current limit. A resistor with a 0.1% tolerance is required for this component to meet the specified IMAX(B) max and min values in [Table 3-4](#page-8-0).
- 5. The required tolerance on the $0.1-\Omega$ ISENSE resistor is 1%. The required temperature coefficient is ± 200 ppm/°C.
- 6. C_{OUT} capacitors are optional EMI suppressors used with CS35L32 edge-rate control, depending on application requirements. Because switching losses increase linearly with increases to these capacitances, it is recommended that C_{OUT} values not exceed 2 nF. The recommended value is 470 pF.
- 7. LED and I2C addressing options:

Figure 2-1. Typical Connection Diagram

3 Characteristics and Specifications

Table 3-1. Recommended Operating Conditions

GNDA = GNDP = 0 V, all voltages with respect to ground. Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

1.The maximum overvoltage/undervoltage is limited by the input current.

Table 3-2. Absolute Maximum Ratings

GNDA = GNDP = 0 V; all voltages with respect to ground. Operation at or beyond these limits may permanently damage the device.

1.Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch up.

Table 3-3. DC Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, GNDA = GNDP = 0 V, TA = +25°C.

Table 3-4. Boost Converter Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, amp gain = 12 dB, GNDA = GNDP = 0 V, TA = +25°C, MCLK_{INT} $= 6$ MHz. MCLK_{INT} is explained in [Section 4.13.1](#page-28-2) and [Section 7.7.](#page-36-1)

1. [MCLKDIV2](#page-36-3) (see [p. 37\)](#page-36-3) should be configured so MCLK_{INT} is 6 or 6.1440 MHz (see [Table 4-14\)](#page-28-1) for boost-converter operation at 2 or 2.05 MHz. 2.Minimum Class G boost ON hold-off time is determined from when the low audio detection is latched until when the boost is turned off. The latching

mechanism occurs in 800-ms intervals. If the audio level is detected as low between two sequential latches, the hold-off time is extended by the difference between when the detection occurs and the subsequent latch pulse. This may extend the hold-off time up to 1.6 s in extreme cases.

3.Efficiency specified here assumes the boost converter drives an external resistive load via the VBST pin, instead of the onboard Class D amplifier.

Table 3-5. LED Drive Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, GNDA = GNDP = GNDPLED = 0 V, TA = +25°C.

1.Flash or Movie Mode current is delivered from the boost converter's output, which provides a voltage higher than the LED voltage. Depending on the LED voltage requirement and on VP supply voltage, the boost converter is internally controlled to boost or be in bypass (rectifying FET fully on).

2. The flash time setting is generated from MCLK_{INT}. [MCLKDIV2](#page-36-3) (see [p. 37](#page-36-3)) should be configured so MCLK_{INT} is 6 or 6.1440 MHz. See [Table 4-14](#page-28-1).

Table 3-6. Speaker Amplifier Output Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, 1-kHz input, amp gain = 12 dB, GNDA = GNDP = 0 V, T_A = +25°C, measurement bandwidth is 20 Hz to 20 kHz, Fs = 48 kHz, MCLK_{INT} = 6 MHz. MCLK_{INT} is explained in [Section 4.13.1](#page-28-2) and [Section 7.7](#page-36-1).

1. Power delivered to the speaker from the 0.1- Ω load side terminal (refer to [Fig. 2-1](#page-6-1)).

2.Efficiency collected using a 5-V external supply, as shown

in the drawing. For this test, the VBST pin should not be connected to the SPKRSUPPLY pin.

Table 3-7. Signal Monitoring Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, amp gain = 12 dB, 0.1- Ω sense resistor, GNDA = GNDP = 0 V, T_A = +25°C. Measurement bandwidth is 20 Hz to 20 kHz, Fs = 48 kHz, Input Signal = 1 kHz, MCLK_{INT} = 6 MHz, MCLK_{INT} is explained in [Section 4.13.1](#page-28-2) and [Section 7.7](#page-36-1).

1. Typical value is specified with PDN_AMP and PDN_xMON bits initially set. Maximum power-up time is affected by the actual MCLK_{INT} frequency. 2.Parameters given in dB are referred to the applicable typical full-scale voltages. Applies to all THD+N and resolution values in the table

3. VSENSE± THD is measured with the Class D amplifier as the audio source connected to an $8- Ω + 33 μ H speaker load, supplied by a 6.3-V_{PP}, 1-kHz$ sine wave, operating under the typical performance test conditions to produce a large, unclipped audio signal. This setup produces a -3.8-dBFS VMON output. Larger Class D amplifier amplitudes begin to exhibit clipping behavior, increasing distortion of the signal supplied to VSENSE±

4.CMRR test setup for VSENSE±:

5. VMON group delay is measured from the time a signal is presented on the VSENSE± and pins until the MSB of the digitized signal exits the serial port. Fs is the LRCK rate.

6. For reference, injecting a 125-mVpp fully differential sine wave into the ISENSE± pins (equivalent to a ±0.625 A current with a 0.1- Ω ISENSE resistor) produces an IMON output of -29.5 dBFS (since typical full-scale is 1.64*VA, in V_{PP}). ISENSE± monitoring THD is measured using the Class D amplifier as the audio source, which is connected to an 8- Ω + 33- μ H speaker load, supplied by a 7.0-V_{PP}, 1-kHz sine wave, operating under the typical performance test conditions to produce a large, unclipped audio signal. This setup produces a –29.5-dBFS amplitude IMON output. Larger Class D amplifier amplitudes begin to exhibit clipping behavior, increasing the distortion of the signal supplied to ISENSE±.

7.VMON-to-IMON isolation is the error in the current sense due to VMON, expressed relative to full-scale sense current in decibels.

8. IMON group delay is measured from when a signal is presented on the ISENSE± pins until the MSB of the digitized signal exits the serial port. Fs is the LRCK rate.

Table 3-8. Digital Interface Specifications and Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, GNDA = GNDP = 0 V, T_A = +25°C.

1.Specification includes current through internal pull up/down resistors, where applicable (as defined in [Section 1\)](#page-4-0).

2. Leakage current is measured with VA = 1.80 V, VP = 3.60 V, VBST = 3.60 V, and RESET asserted. Each pin is tested while driven high and low. 3. For the ADSP output SDOUT and potential outputs SCLK and LRCK (if M/S = 1), if ADSP_DRIVE = 0 see [Section 7.13,](#page-38-0) I_{OH} and I_{OL} are -100 and +100 µA. If ADSP_DRIVE = 1, I_{OH} and I_{OL} are –67 and +67 µA. For other, non-ADSP_DRIVE-affected outputs, I_{OH} and I_{OL}are –100 and +100 µA.

Table 3-9. PSRR Characteristics

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = VP, amp gain = 12 dB, GNDA = GNDP = 0 V, T_A = +25°C.

1.The speaker voltage monitor has a lower PSRR because its input path has an attenuation of 16.6 dB. The PSRR specification is referred to the input signal and, as such, includes the loss of 16.6 dB.

Table 3-10. Power Consumption

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = VP, GNDA = GNDP = 0 V, T_A = +25°C.

1.Refer to [Section 7.6](#page-36-0) for configuring monitor power down

Table 3-11. Switching Specifications: Power, Reset, Master Clocks

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, T_A = +25°C, GNDA = GNDP = 0 V. [Fig. 2-1](#page-6-1) shows typical connections; GNDA = GNDP = 0 V. [Section 9](#page-48-0) describes some parameters in detail; input timings are measured at V_{II} and V_{II} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-8\)](#page-10-1).

1.Power and reset sequencing

2. VP supply may be applied or removed independently of RESET and the other power rails. See [Section 4.1](#page-14-1) for additional details.

3. The $\overline{\sf{REST}}$ rising-edge-to-control-port-active timing, t_{irs} , is specified in [Table 3-13](#page-13-0).

4.Maximum frequency for highest supported nominal rate is indicated. The supported nominal serial port sample rates are found in [Section 4.11.2](#page-24-0).

Table 3-12. Switching Specifications: ADSP in I2S Mode

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, T_A = +25°C, Inputs: Logic 0 = GNDA = GNDP = 0 V, Logic 1 = VA; C_{LOAD} = 30 pF. [Section 9](#page-48-0) describes some parameters in detail; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-8](#page-10-1)).

1.ADSP timing in I2S Mode

2.Clock rates should be stable when the CS35L32 is powered up.

3.Minimum data valid window, as shown in signal diagram, is (SCLKperiod – 300 + 155) ns. For SCLK = 64*Fs =64*48 = 3072 kHz, this is 180 ns.

4.In Master Mode, the output sample rate follows MCLK rate divided down per [Table 4-14](#page-28-1) and [Section 7.7.](#page-36-1) Any deviation in internal MCLK from the nominal supported rates is directly imparted to the output sample rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK becomes a +100-ppm offset in LRCK).

5.If RATIO = 1, the MCLK(INT)-to-LRCK ratio is 125. The device periodically extends SCLK high time to compensate for a fractional MCLK/SCLK ratio

Table 3-13. Switching Specifications: I²C Control Port

Test conditions, except where noted otherwise: VA = 1.8 V, VP = 3.6 V, VBST = 5.0 V, T_A = +25°C, Inputs: Logic 0 = GNDA = GNDP = 0 V, Logic 1 = VA; SDA load capacitance equal to maximum value of C_B specified below; minimum SDA pull-up resistance, $\overline{R}_{P(min)}$ ¹ [Section 9](#page-48-0) describes some parameters in detail. All specifications are valid for the signals at the pins of the CS35L32 with the specified load capacitance; input timings are measured at V_{IL} and V_{IH} thresholds; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-8](#page-10-1)).

1. The minimum R_P and R_{PI} values (resistors shown in [Fig. 2-1](#page-6-1)) are determined using the maximum level of VA, the minimum sink current strength of their respective output, and the maximum low-level output voltage V_{OL} (specified in [Table 3-8\)](#page-10-1). The maximum R_P and R_{PI} values may be determined by how fast their associated signals must transition (e.g., the lower the value of R_P, the faster the I²C bus is able to operate for a given bus load capacitance). See the I²C switching specifications in [Table 3-13](#page-13-0) and the I²C bus specification referenced in [Section 13](#page-50-1).

2.I²C control-port timing.

3. Data must be held long enough to bridge the transition time, t_F , of SCL.

4 Functional Description

4.1 Power Supplies

The VA and VP supplies are required for proper operation of the CS35L32. Before either supply is powered down, RESET must be asserted. RESET must be held in the asserted state until all supplies are up and within the recommended range. Timing requirement for RESET during supply power up and power down is described in [Table 3-11](#page-11-2). The VBST supply is generated internally (as described in [Section 7.12](#page-37-3)) and connected to the high-power output stage of the Class D amplifier through two balls: VBST and SPKRSUPPLY. By so doing, the speaker amplifier benefits from the proximity of the external decoupling capacitor that is connected to the boosted supply.

4.2 Interrupts

Events that require special attention, such as when a threshold is exceeded or an error occurs, are reported through the assertion of the interrupt output pin, INT. These events are captured within the interrupt status registers. Events can be individually masked by setting corresponding bits in the interrupt mask registers. [Table 4-1](#page-15-1) lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but $\overline{\text{INT}}$ is not affected.

Once INT is asserted, it remains asserted until all unmasked status bits that are set have been read. Interrupt status bits are sticky and read-to-clear: Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.

To clear any status bits set due to the initiation of a path or block, all interrupt status bits should be read after reset and before normal operation begins. Otherwise, unmasking these previously set status bits causes INT to assert.

4.3 Speaker Amplifier

The CS35L32 features a high-efficiency mono Class D audio amplifier, shown in [Fig. 4-2](#page-15-2), with an advanced closed-loop architecture that achieves low levels of output distortion. Automatic Class G operation, using a boosted supply to the amplifier, allows louder speaker performance with high crest factor.

Figure 4-2. Speaker Amplifier Block Diagram

4.3.1 Class G Operation with LEDs Off

The boost converter output is the supply to the speaker amplifier. Audio operation can be programmed to have one of the following supply modes (See [Section 7.12](#page-37-3) for programming details.):

- Class G where the boost converter is in Bypass Mode for audio input signals below a threshold V_{IN1THON} and in 5-V Boost Mode for audio signal inputs above a threshold V_{N1THOFF} . These thresholds are specified in [Table 3-4](#page-8-0) for the given conditions. The corresponding equations are shown below.
- Class G disabled, boost converter is in Bypass Mode, and VBST = VP. In this mode, thresholds are ignored.
- Class G disabled, boost converter is in Boost Mode, and VBST = 5 V. In this mode, thresholds are ignored.

The Class G equations for the audio input signal thresholds are as follows:

$$
V_{\text{INTHOF}} = \left(\frac{4}{15} \kappa\right) \times \left(\frac{\text{VBST}}{\text{Gain}}\right)
$$

and

$$
V_{\text{INTHON}} = \left(\frac{2}{3} \kappa\right) \times \left(\frac{\text{VBST}}{\text{Gain}}\right)
$$

VBST is the boost converter output voltage (whether in Bypass or Boost Mode), and gain is audio gain expressed as a unitless real ratio (nonlogarithmic). $K = 1$ if MCLK is 6 or 12 MHz; $K = 1.024$ if MCLK is 6.144 or 12.288 MHz. MCLK_{INT} should be configured as described in [Section 4.13.1](#page-28-2) and [Section 7.7.](#page-36-1)

4.3.2 Class G Operation with LEDs On

If LEDs are active, the speaker amplifier supply in one of the following supply modes, as specified by VBOOST_MNG (see [Section 4.10.3](#page-23-1) and [Section 7.12](#page-37-3) for details):

- Class G operation defaults to the higher supply setting: that requested by the LEDs or that requested by Class G. The latter takes into account both thresholds V_{IN1THOR} and V_{IN1THON} , as described in [Section 4.3.1](#page-15-3).
- Class G disabled and the speaker amplifier supply is set as requested by the LEDs. Thresholds are ignored.
- Class G disabled where the boost converter is in Bypass Mode (VBST = VP). Thresholds are ignored.
- Class G disabled where the boost converter is in Boost Mode and VBST = 5 V. Thresholds are ignored.

4.3.3 Error Conditions

[Table 4-2](#page-16-2) provides links to error status and mask bits for the Class D audio amplifier errors.

The CS35L32 monitors the OUT± terminals in real time to determine whether the output voltage signal correlates to the PWM data stream driving the gate drivers internal to the device. If it is not, the CS35L32 interprets the discrepancy as a short on the outputs, which may have been caused by a short to ground, across the speaker, or to the VBST rail.

If this error occurs, the AMP_SHORT status bit is set, and, if M_AMP_SHORT = 0, \overline{INT} is asserted. As a result, the device enters Speaker-Safe Mode, which is described in [Section 4.3.4](#page-16-3).

The CS35L32 also enters Speaker-Safe Mode if its temperature exceeds the overtemperature shutdown threshold specified in [Table 3-3.](#page-7-3) The OTE status bit is set; if M_OTE = 0, INT is asserted.

The amplifier shuts down automatically due to battery (VP) undervoltage, as described in [Section 4.5.](#page-17-0) The amplifier restarts automatically upon voltage recovery, with default gain.

The audio amplifier outputs are clamped to ground if MCLK stops, as described in [Section 4.13.3.](#page-29-1)

4.3.4 Speaker-Safe Mode

Speaker-Safe Mode is entered according to the AMP_SHORT and OTE interrupt status bits as follows:

- In the event of an AMP_SHORT, the CS35L32 mutes the amplifier output to Hi-Z to protect the speaker while the boost converter is allowed to operate normally.
- In the event of an OTE, the CS35L32 mutes the amplifier output to Hi-Z to protect the speaker and sets the boost converter in Bypass Mode (VBST = VP). Normal behavior resumes when the error condition ceases and OTE_RLS is sequenced as described in [Section 4.7.1.](#page-18-1)
- If Speaker-Safe Mode is entered as a result of an AMP_SHORT error, normal behavior resumes when the short condition ceases and the AMP_SHORT_RLS bit is sequenced as described in [Section 7.15.](#page-38-2)

4.4 Low-Battery Management

Under heavy current loading, such as a high current LED flash event, the battery voltage drops. [LOWBAT_TH](#page-36-4) (see [p. 37](#page-36-4)) allows the user to select a voltage threshold, below which flash current is reduced from the [LED_FLCUR](#page-42-2) setting (see [p. 43\)](#page-42-2) to the [LED_FLINHCUR](#page-43-3) setting (see [p. 44](#page-43-3)). Upon voltage recovery above [LOWBAT_RECOV](#page-36-5) (see [p. 37\)](#page-36-5), the flash current setting reverts to normal. The user should select a recovery threshold higher than the low-battery threshold.

Low-Battery Mode is entered only if a battery voltage falls below the programmed LOWBAT_TH during a flash event. This condition is reported by the setting [LOWBAT](#page-41-2) (see [p. 42](#page-41-2)), which can be masked with [M_LOWBAT](#page-40-4) (see [p. 41\)](#page-40-0).

INT is deasserted after the interrupt registers are cleared by being read, provided the condition no longer exists.

4.5 Undervoltage Lockout (UVLO)

If the VP level falls below the lockout threshold specified in [Table 3-3,](#page-7-3) UVLO protection shuts down all analog circuitry of the CS35L32. Autorecovery occurs as VP rises above the lockout threshold by a voltage equal to the specified hysteresis. During a UVLO condition, control port, UVLO detection, serial clock, watchdog, and thermal detection circuitry stay active.

Note: During an UVLO condition, the I2S port is automatically powered down, preventing the UVLO condition from being fed back via the ADSP SDOUT pin.

4.6 Boost Converter

The CS35L32's boost converter, shown in [Fig. 4-3,](#page-17-3) delivers power to the supply of the audio speaker amplifier as well as to the LEDs. Its output voltage is determined by [VBOOST_MNG](#page-37-6) (see [p. 38](#page-37-6)). [Section 4.10](#page-22-0) further shows how VBOOST MNG relates to audio and LED operation. The boost converter features a current-limiting circuit that detects and clamps peak inductor current if such a peak is equal to the user-programmable limit ([BST_IPK,](#page-37-5) see [p. 38\)](#page-37-5). BOOST_CURLIM interrupt flag is set when the current limit has been detected.

MCLK_{INT} sets the frequency of the converter to 2 MHz. MCLK_{INT} is derived from MCLK by setting [MCLKDIV2](#page-36-3) (see [p. 37\)](#page-36-3). If MCL K_{INT} stops switching, the converter is placed in Bypass Mode until clocking is restored.

Figure 4-3. Boost Controller Block Diagram

4.7 Die Temperature Monitoring

Onboard die temperature monitoring prevents, shown in [Fig. 4-4,](#page-17-4) the CS35L32 from reaching a temperature that would compromise reliability or functionality. The CS35L32 incorporates a two-threshold thermal-monitoring system. When die temperature exceeds the lower threshold, an overtemperature warning (OTW) event occurs; if it exceeds the second threshold, an overtemperature error (OTE) condition occurs. These conditions are described in [Section 4.7.1.](#page-18-1)

Note: The CS35L32 does not support independent powering down of die-temperature monitoring circuitry (other than powering it down via PDN ALL, see [p. 36](#page-35-6)).

4.7.1 Error Conditions

[Table 4-3](#page-18-2) lists overtemperature error status and mask bits.

The overtemperature error and warning error conditions are described in detail in the following:

• Overtemperature warning (OTW). An OTW event occurs when the die temperature exceeds the overtemperature threshold (listed in [Table 3-3\)](#page-7-3). When this occurs, an [OTW](#page-40-5) (see $p. 41$) event is registered in the interrupt status ([Section 7.19\)](#page-40-1); if M $OTW = 0$, INT is asserted.

To exit the condition, the temperature must drop below the threshold and interrupt status 1 register must be read.

• Overtemperature error (OTE). An OTE event occurs when the die temperature exceeds the internally preset error threshold (see [Table 3-3\)](#page-7-3). When this occurs, an [OTE](#page-40-3) (see [p. 41\)](#page-40-3) event is registered in the interrupt status and, if M $OTE = 0$, INT is asserted. The CS35L32 shuts down, the Class D amplifier enters Speaker Safe Mode, as described in [Section 4.3.4,](#page-16-3) and the LED drivers shut down.

To exit, the temperature must drop below the overtemperature shutdown threshold and [OTE_RLS](#page-39-4) must be sequenced as described in [Section 7.15.](#page-38-2) After OTE release, the amplifier and LED drivers recover to preshutdown settings. The LED drivers must be retriggered with FLEN and/or FLINH inputs for a lighting event to occur.

4.8 Signal Monitoring

Signal-monitoring ADCs, shown in [Fig. 4-5](#page-18-3), give upstream system processors access to important signals entering and exiting the device. The three monitoring signals are as follows:

- VPMON: Monitors the voltage on the VP pin, which is most commonly the battery for the system.
- VMON: Monitors the output voltage of the Class D amplifier.
- IMON: Monitors the current that flows into the load being driven by the Class D amplifier.

An integrated ADC digitizes these analog signals, at which point, the audio/data serial port (ADSP) can send them to the system processor.

Figure 4-5. Signal Monitoring Block Diagram (PDN_xMON = 0)

4.8.1 Power-Up and Power-Down Bits (PDN_xMON)

The three ADCs can be powered down independently via their respective PDN_xMON bit in the control port, see [Section 7.6.](#page-36-0) To power down an ADC and its associated support circuitry, its PDN xMON bit must be set; clearing PDN xMON powers up the corresponding circuitry.

Note: For proper operation, MCLK must be at the correct frequency ([MCLK_ERR](#page-40-6) = 0; see [p. 41\)](#page-40-6) and the device must be powered (PDN $ALL = 0$; see [p. 36](#page-35-6)).

4.8.2 Monitoring Voltage across the Load—VMON

As shown in [Fig. 4-5](#page-18-3), monitoring on VMON is accomplished via the VSENSE± pins. [Table 3-7](#page-10-0) gives operating and performance specifications for this ADC path. The following equation determines the VMON voltage (in Volts):

$$
VMON = \left(\frac{DOUT}{2^{15} - 1}\right) \times \left(\frac{6.25 \times VA}{1.8}\right)
$$

 D_{OUT} is the 16-bit digital output monitoring word in signed decimal format (-32,768 to +32,767) and VA is the voltage on the VA pin. Relative to VSENSE+, negative D_{OUT} values equate to a negative load voltage and positive D_{OUT} values equate to a positive load voltage. When VA is 1.8 V, the full-scale signal is 6.25 V.

If VMON is a 12-bit word, its equivalent 16-bit representation for the computational purposes of this section positions the 12 bits in the 12 MSBs and the 4 LSBs are cleared in the computation.

4.8.3 Monitoring Current through the Load—IMON

As shown in [Fig. 4-5,](#page-18-3) monitoring of output current is accomplished via the ISENSE± pins, which are provided to measure a voltage drop across a sense resistor in the output path, as described in [Section 3](#page-7-0). A precision resistor $(\leq 1\%)$ is chosen for high accuracy when calculating the current from the voltage measured across the resistor. Likewise, to avoid thermal drift, the resistor is chosen to have a low thermal coefficient of 100 ppm/°C. [Table 3-7](#page-10-0) gives operating and performance specifications for this ADC path.

The following equation determines the IMON current (in Amps) when using a $0.1-\Omega$ sense resistor:

$$
IMON = \left(\frac{D_{OUT}}{2^{15} - 1}\right) \times \left(\frac{0.82 \times VA}{0.1 \Omega}\right)
$$

 D_{OUT} is the 16-bit digital output monitoring word in signed decimal format (-32,768 to +32,767) and VA is the voltage on the VA pin. Relative to ISENSE+, negative D_{OUT} values equate to a negative current and positive D_{OUT} values equate to a positive current. The default IMON_SCALE, as described in [Section 4.8.3.1,](#page-19-0) is used for the example equation. If the IMON SCALE value is increased by 1 bit, the 2¹⁵ power in the IMON equation increases to 2^{15+1} . If the IMON SCALE value is decreased by 1 bit, the 215 power in the IMON equation decreases to 215–1.

If IMON is a 12-bit word, its equivalent 16-bit representation for the computational purposes of this section positions the 12 bits in the 12 MSBs, and the 4 LSBs are cleared in the computation.

4.8.3.1 IMON Signal Scaling (IMON_SCALE)

Because the voltage is measured across a resistor of very small value and because output current can vary significantly depending on the program material, a gain-scaling block (shown in [Fig. 4-5\)](#page-18-3) is included to improve the reported sample resolution for low-level signals. This control, configured through IMON SCALE (see [p. 38\)](#page-37-7), allows the system processor to determine the range of bits to be received from the available 26-bit word on the IMON ADC's data bus. The default IMON SCALE configuration (22 down to 7) configures the ADC data MSB (bit 22) to be the 16-bit IMON data packet MSB. ADC bits 23–25 allow the signal to be divided down.

If IMON is a 12-bit word, its equivalent 16-bit representation for the computational purposes of this section positions the 12 bits in the 12 MSBs. The 4 LSBs are cleared in the computation.

4.8.3.2 IMON Sense Resistor

A 0.1- Ω sense resistor is used to generate a differential voltage that is captured by the IMON circuitry to monitor the load current. If PWM output filtering components, such as ferrite beads, are placed in series with the output load, the sense resistor must be placed between the SPKOUT+ pin and the external series filter component, minimizing any performance effects produced by the output filter. If the sense resistor is placed after the series-filtering component, the signal being measured across the sense resistor will have been altered from its expected form.

4.8.4 Monitoring Voltage on the VP Pin—VPMON

Monitoring of the voltage present on the VP pin is integrated internally to the CS35L32. The operating specifications for this ADC path are given in [Table 3-7.](#page-10-0) To determine the voltage present on VP, the following equation must be used:

$$
VP = \left(\frac{(D_{OUT} + 128)}{255} \times 5 + \frac{1}{1.8}\right) \times VA
$$

 D_{OUT} is the digital output word (see [VPMON,](#page-37-8) [p. 38\)](#page-37-0) in signed decimal format (-128 to +127), and VA is the voltage on the VA pin. If VA = 1.8 V, VPMON can report values from 2.8 V (D_{OUT} = –77 decimal) to 5.52 V (D_{OUT} = 0 decimal).

4.8.5 Data Transmission out of the CS35L32

The ADSP, described in [Section 4.11,](#page-23-0) can transmit all signals monitored in the CS35L32 to the system processor. The data is presented on these outputs simultaneously.

4.8.6 Error Conditions

The CS35L32 monitors each monitoring ADC for overflow conditions. [Table 4-4](#page-20-2) lists signal monitoring error conditions and provides links to their associated register field descriptions.

If an overflow occurs, the appropriate xMON OVFL bit is set, and, if the respective mask bit is cleared, an interrupt occurs. Exiting the error occurs when the signal is no longer overflowing. No release bit needs to be toggled.

• Overflow for VPMON and VMON signals. Due to the analog prescaling applied to the analog input signals, which are sampled to make the VPMON and VMON signals, overflow conditions are unlikely on these ADCs. This is because the operating specifications for maximum and minimum voltage constrain the voltage on these pins to a level far below that required to make the ADC overflow.

For VPMON, because a spurious overflow error can occur when the block is taken out of power down, it is advised to read the error status registers after PDN_xMON has been cleared to clear the spurious error status bit.

Overflow for the IMON signal. As [Section 4.8.3.1](#page-19-0) describes, the [IMON_SCALE](#page-37-7) (see [p. 38](#page-37-7)) control allows the greatest possible sample resolution over a wide range of output currents and sense resistors. If IMON_SCALE is set too low for either the output current being monitored or the sense resistor being used, overflow of this ADC can occur. When this error occurs, increasing the IMON_SCALE value can prevent the sampled signal from overflowing.

4.9 LED Driver

The CS35L32 includes a high-current flash LED driver (see [Fig. 4-6](#page-20-3)), featuring two channels, FLOUT1 and FLOUT2, and a boost converter and current regulator designed to power LEDs with up to 0.75 A per channel. Both channels can be combined to drive an LED with 1.5 A by tying FLOUT1 and FLOUT2 together.

The CS35L32 is driven to flash when FLEN is asserted high. The I2C interface allows a host to program Flash and Movie Mode currents, as well as a flash timer. The corresponding registers for these settings are [LED_FLCUR](#page-42-2) (see [p. 43\)](#page-42-2), LED [MVCUR](#page-43-4) (see [p. 44\)](#page-43-4), and [TIMER](#page-43-5) (see [p. 44](#page-43-5)). The flash event terminates at the end of a period determined by the flash timer and optionally when FLEN is deasserted; this option is configured through [TIMEOUT_MODE](#page-43-6) (see [p. 44](#page-43-6)).

Flash current is reduced if FLINH is asserted. Currents in both channels are reduced to the LED FLINHCUR setting (see [p. 44](#page-43-3)). If FLINH is deasserted, the current reverts to the LED FLCUR setting, subject to the flash timer state.

Movie Mode operation has no timer and starts and ends according to the LED MVCUR setting. [Fig. 4-7](#page-21-0) shows how Flash and Flash Inhibit Mode currents are started and terminated.

To power the LED load, the LED driver and current regulator automatically boost the voltage if battery operation is insufficient to produce the required LED currents. The controller bases whether to boost or operate in bypass, based on maintaining a minimum voltage across the current regulator. The boost voltage varies by up to 5 V nominal, as described in [Section 4.10](#page-22-0) and [Section 7.12,](#page-37-3) depending on user selection.

Figure 4-7. LED Flash Timing Diagram

4.9.1 LED Driver Protection

The LED controller shuts down if the CS35L32's temperature exceeds the overtemperature shutdown threshold specified in [Table 3-3](#page-7-3). The OTE status bit is set and, and if M_OTE = 0, INT is asserted. Recovery starts after the user clears OTE [RLS](#page-39-4) (see [p. 40\)](#page-39-4), after which, the LED drivers must be retriggered with a FLEN signal for a flash event to occur, or with the LED_x MVEN enable bit (see [Section 7.24](#page-43-0)) for a Movie Mode event to occur.

An automatic LED driver shutdown occurs in the event of a shorted or open LED. LED open and short conditions are detected only when a Flash or Movie Mode event is initiated. For a Flash Mode event to occur after clearing the error status bit, the LED drivers must be retriggered with a FLEN signal. For a Movie Mode event to occur after clearing the error status bit, the LEDx_MVEN bit must be set.

4.9.2 LED Driver Interrupt

An interrupt is generated when any of the following conditions or faults occur: LEDx short or open is present when a Flash event is initiated, current limit, boost output overvoltage, or UVLO of VP. The condition is registered in interrupt status register 3, [Section 7.21.](#page-41-1) Its mask is in [Section 7.18](#page-40-0). If the error conditions are no longer present, INT is reset and deasserted after the interrupt register is read.

Note: The device does not generate an LED open circuit interrupt if the boost converter is running in bypass mode (PDN_BST= 01).

4.9.3 LED Lighting Status Register

The LED lighting status register (see [Section 7.22\)](#page-42-0) reports the state of LEDs and their controls. Status is reported for LED1 and LED2 flash events, indicating whether each LED is driven with current set by the flash setting. Likewise, status is reported for LED1 and LED2 Movie Mode events, indicating whether each LED is driven with current set by the Movie Mode setting. LED2 disable status is reported if FLOUT2 is used without an LED and is tied to ground, as shown in [Fig. 2-1.](#page-6-1) The logic status of the signal input at FLEN and FLINH is reported. Flash timer events are reported.

4.10 Power Budgeting

Power budgeting is configured through [ILED_MNG,](#page-37-9) [AUDIOGAIN_MNG](#page-37-10), and [VBOOST_MNG](#page-37-6) (see [p. 38](#page-37-3)), which set the boost converter's output mode and the load management mode, as described in [Section 4.10.1](#page-22-1)–[Section 4.10.3.](#page-23-1) Load management consists of reducing audio or LED load, or both, as long as one of the following conditions exists:

- The boost converter output voltage has dropped, provided that the boost converter is configured for a fixed 5-V Mode through VBOOST MNG and the load current has settled to its target value.
- The boost converter is in current limit.
- An overtemperature warning (135°C) has occurred.

Power budgeting is configurable to be active automatically without user intervention, semiautomatically, or nonautomatically, where the user controls audio and LED load management.

[Fig. 4-8](#page-22-2) shows power budgeting.

Figure 4-8. Power Budgeting Block Diagram

4.10.1 Audio-Only Operation

If only audio is operating, there are no power-budgeting concerns. As a default, the boost converter's output voltage is fixed in Bypass Mode (VBST = VP). The user can set VBOOST MNG (see [p. 38\)](#page-37-6) to any of the nondefault modes for a different boost behavior. Refer to [Section 4.3.1.](#page-15-3)

4.10.2 LED-Only Operation

If only LEDs are operating, the user can select one of the following courses of action:

- By clearing [ILED_MNG](#page-37-11) (see [p. 38](#page-37-11)), LED current is managed automatically. If the CS35L32 enters load management mode due to a condition listed in [Section 4.10](#page-22-0), the current is iteratively reduced until the condition no longer exists.
- By setting ILED MNG, the user maintains full control over LED current.

As a default, the boost converter's output voltage is fixed in Bypass Mode (VBST = VP). The user can set VBOOST_MNG to any of the nondefault modes for a different boost behavior. In particular, if VBOOST MNG = 00 or 01 and load power consists of LEDs only, the CS35L32 adapts for low power dissipation by automatically reducing the LED driver voltage (Vds) at pins FLOUT1 and FLOUT2 and by reducing the boost converter's output voltage. Such operation increases boost converter efficiency, lowers temperature rise in the CS35L32, and increases battery run time. If VBOOST_MNG is set to 10 or 11, the CS35L32 does not adapt for low-power dissipation because the boost voltage is fixed.

4.10.3 Audio and LED Operation

When audio and LEDs are operating simultaneously, the user can select one of the following courses of action:

- By clearing AUDIOGAIN MNG, if the CS35L32 enters load management mode due to the conditions listed in [Section 4.10](#page-22-0), audio gain is reduced once by 3 dB (no reduction for 9-dB gain). If the condition persists, the CS35L32 examines ILED MNG and responds according to [Section 4.10.2.](#page-22-3) Audio automatically recovers to the original volume after an LED event.
- By setting AUDIOGAIN MNG, the user maintains full control over audio gain.

As a default, the boost converter's output voltage is fixed in Bypass Mode (VBST = VP). The user can set VBOOST_MNG to any of the nondefault modes for a different boost behavior. In particular, if VBOOST MNG = 01 in the presence of LED and audio load power, the CS35L32 adapts for low-power dissipation by automatically reducing the LED driver voltage at pins FLOUT1 and FLOUT2 and by reducing the boost converter's output voltage. If VBOOST_MNG = 00 in the presence of LED and audio-load power, the boost converter's output voltage is determined by the higher of the two supply requirements for LED or audio Class G. In such a case, the CS35L32 cannot adapt for low power dissipation if audio Class G requires a 5-V supply, because of the higher audio signal. Refer to [Section 4.3.2.](#page-16-4)

4.11 Audio/Data Serial Port (ADSP)

The ADSP transmits audio and data to and from the systems processor in traditional I²S Mode. Controls are provided to advise the device of the rate of the clocks being applied to its inputs when in Slave Mode. Likewise, the same controls are used to indicate the clock rates to be generated when operating as a clock master.

The serial port I/O interface consists of three signals, described in detail in [Table 1-1](#page-4-38):

- SCLK: Serial data shift clock
- LRCK: Provides the left/right clock, which identifies the start of each serialized data word and toggles at sample rate
- SDOUT: Serial data output

Figure 4-9. Audio/Data Serial Port (ADSP)

[Table 4-5](#page-23-2) provides links to register fields used to configure components shown in [Fig. 4-9](#page-23-3).

4.11.1 Power Up, Power Down, and Tristate

The serial port has separate power-down and tristate controls for its output data path ([SDOUT_3ST,](#page-36-6) see [p. 37](#page-36-6)). ADSP master/slave operation is governed only by the [M/S](#page-38-6) setting (see [p. 39](#page-38-6)), irrespective of the SDOUT 3ST setting. [Table 4-6](#page-24-1) describes ADSP operational mode and pin-output driver-state configuration.

	M/S SDOUT 3ST ADSP Operational Mode SDOUT Pin Driver LRCK Pin Driver SCLK Pin Driver			
0	12S Slave Mode	Output	Input	Input
0	II₂S Slave Mode	Hi-7	Input	Input
	12S Master Mode	Output	Output	Output
	II ² S Master Mode	$Hi-Z$	Output	Output

Table 4-6. ADSP Operational Mode and Pin Configurations

4.11.1.1 Tristating the ADSP SDOUT Path (SDOUT_3ST)

If the SDOUT functionality of the ADSP is not required, power losses caused by the charging and discharging of parasitic capacitances on this pin can be eliminated by setting SDOUT_3ST, so that the SDOUT line is tristated. When reactivating SDOUT, the associated circuits come alive and a full LRCK cycle elapses before SDOUT data is valid.

4.11.2 Master and Slave Timing

The serial port operates as either the master of timing or the slave to another device's timing. When the serial port is master, SCLK and LRCK are outputs; when it is a slave, they are inputs. Master/Slave Mode is configured by the M/S bit.

In I²S Master Mode, the SCLK and LRCK clock outputs are derived from MCLK_{INT}. SCLK is generated to have approximately 64 cycles per LRCK cycle.

In Slave Mode, because there is no sample-rate conversion from the serial port to the device core, the serial port audio sample rate (f_{LRCK}) must equal the core sample rate (Fs). To ensure that the CS35L32 maintains synchronization with the serial port sample rate, the [RATIO](#page-36-7) divider (see [p. 37](#page-36-7)) is programmed to indicate the sample rate to MCLK_{INT} relationship.

[Table 4-7](#page-24-2) shows the corresponding RATIO ($f_{MCLK(INT)}f_{LRCK}$) for each MCLK_{INT} at the supported LRCK rate. In Master Mode, in a dual-CS35L32 configuration (see [Section 4.12.3](#page-27-0)) with MCLK_{INT} = 6 MHz, a ratio of 125 is not supported.

ADSPCLK ERR (see [p. 41\)](#page-40-7) indicates when the ADSP attempts to resynchronize due to the absence of an LRCK edge at the expected time due to excessive jitter, misprogramming, or clock absence. Note that, given that the clock-checking circuit checks for LRCK edges appearing in the expected location relative to internal timing, if the LRCK frequency is an integer multiple of the expected rate (e.g., the LRCK rate is 96 kHz [2 x 48 kHz] vs. the expected 48 kHz), ADSPCLK_ERR does not detect this error condition. Also note that, since the clock-checking circuit monitors edges, if LRCK is removed and no further clock edges are produced, ADSPCLK_ERR triggers only once while the LRCK is removed.

[Table 4-7](#page-24-2) lists supported serial-port audio sample rates, their relationship to the MCL K_{INT} rate, and the programming required to generate a given LRCK rate in Master Mode and ensure the serial port maintains synchronization in Slave Mode.

If all amplifier functionality is not being used, but CS35L32 clock mastering is desired, set up the clocks using the clocking control register controls, then set SDOUT_3ST. In this scenario, since the amplifier is inaccessible, it should be powered down to save power (PDN $AMP = 1$).

4.11.3 ADSP in I2S Mode

The ADSP operates in traditional I²S format, with a minor modification. On the transmit side, the data structure is modified to transmit nonconventional data (e.g., the monitored signals) in a compatible format. Receive Mode is not supported.

4.11.3.1 Data Bit Depths

The data word length of the I²S interface format is ambiguous. Fortunately, the I²S format is also left justified, with a MSBto-LSB bit ordering, which negates the need for a word-length control register. The following text describes how different bit depths are handled with the I²S format.

The CS35L32 transmits data that is from 24 to 32 bits deep per channel sample. If fewer than 24 serial clocks are present per channel frame (half LR clock period), it outputs as many bits as there are clocks. If there are more than 24 serial clocks per channel frame, it outputs the bits shown in the extended section for the additional clock cycles after the 24th bit. Any bit beyond the 24th, if marked as reserved, is zero. The receiving device is expected to load the data in MSB-to-LSB order until its word depth is reached, at which point it should discard any remaining LSBs from the interface.

4.12 Signaling Format

The CS35L32 supports the I²S format on its serial port:

- Up to 32 bits/channel of composite data can be sent, as shown in [Table 4-9–](#page-26-0)[Table 4-13](#page-28-3). Additional bits are packed in the extended section, beyond the 24th bit, and are accessed if a 32-clock frame is used.
- LRCK identifies the transmission start of each channel.
- Data is clocked out of the SDOUT output using the falling edge of SCLK.
- Bit order is MSB to LSB.

Signaling for I²S format is shown in [Fig. 4-10](#page-25-1).

4.12.1 Transmitting Data

The CS35L32 includes real-time monitoring of several signals internal and external to the device via integrated ADCs, as well as a number of status bits. The monitoring data exists as three signals—VPMON, VMON, and IMON—which are described in [Section 4.8](#page-18-0) and [Table 4-8,](#page-25-2) which also describes status bits.

4.12.2 Transmitting Data from a Single-CS35L32 Configuration

For a single CS35L32, the user clears [SHARE](#page-38-7) (see [p. 39](#page-38-7)). When transmitting data via the ADSP, the monitor data is packed as shown in [Table 4-9:](#page-26-0) left channel VMON[15:0], VPMON[7:0] and right channel IMON[15:0], STATUS.

Table 4-9. SDOUT Monitor Data Positioning (Single CS35L32)

4.12.3 Transmitting Data from a Dual-CS35L32 Configuration

To indicate a dual-CS35L32 configuration where the SDOUT line is shared, the user must set [SHARE](#page-38-7) (see [p. 39\)](#page-38-7). When two CS35L32 devices are available on the same board, each device is identified by its I2C address. The AD0 pin is shared by FLOUT2. Upon power-up or upon deasserting RESET, each CS35L32 reads the AD0 pin logic level and configures its chip address. Transmission starts when [SDOUT_3ST](#page-36-6) (see [p. 37](#page-36-6)) is cleared. The Device 0 address (AD0 level low) transmits its data on the left channel time slot while Device 1 is automatically tristated; the Device 1 address (AD0 level high) transmits on the right-channel time slot while Device 0 is automatically tristated.

The [DATCNF](#page-38-8) setting (see [p. 39\)](#page-38-8) determines data transmission for both CS35L32s, as shown below:

- [Table 4-10](#page-27-1) (DATCNF = 00): left and right channel VMON[11:0], IMON[11:0], VPMON[7:0]
- [Table 4-11](#page-27-2) (DATCNF = 01): left and right channel VMON[11:0], IMON[11:0], STATUS
- [Table 4-12](#page-27-3) (DATCNF = 10): left and right channel VMON[15:0], IMON[15:0]
- • [Table 4-13](#page-28-3) (DATCNF): left and right channel VPMON[7:0], STATUS

Bit			Bit Number Left-Channel Data Contents Right-Channel Data Contents
MSB		VMON[11] Device 0	VMON[11] Device 1
$MSB - 1$	\mathfrak{p}	VMON[10] Device 0	VMON[10] Device 1
.	.	.	
$MSB - 11$	12 ²	VMON[0] Device 0	VMON[0] Device 1
$MSB - 12$	13	IMON[11] Device 0	IMON[11] Device 1
$MSB - 13$	14	IMON[10] Device 0	IMON[10] Device 1
\cdots	\cdots	.	
$MSB - 23$	24	IMON[0] Device 0	IMON[0] Device 1
$MSB - 24$	25	VPMON[7] Device 0	VPMON[7] Device 1
$MSB - 25$	26	VPMON[6] Device 0	VPMON[6] Device 1
\cdots	.	.	.
$MSB-31$	32	VPMON[0] Device 0	VPMON[0] Device 1

Table 4-10. SDOUT Monitor Data Positioning (Two CS35L32s, DATCNF = 00)

Table 4-11. SDOUT Monitor Data Positioning (Two CS35L32s, DATCNF = 01)

Table 4-12. SDOUT Monitor Data Positioning (Two CS35L32s, DATCNF = 10)

Table 4-13. SDOUT Monitor Data Positioning (Two CS35L32s, DATCNF = 11)

4.13 Device Clocking

The device can operate as a clock master, creating both SCLK and LRCK for itself and for other devices in the system. It can also be operated as a clock slave, receiving the SCLK and LRCK signals as input. In either case, internal controls are used to advise (in Slave Mode) or set (in Master Mode) the clocking relationships among the externally applied MCLK, the internally derived MCLK (MCL K_{INT}), SCLK, and LRCK.

4.13.1 Internal Master Clock Generation

An internal clock (MCLK_{INT}) is derived from the clocking signal that drives the MCLK pin. The user must configure [MCLKDIV2](#page-36-3) (see [p. 37](#page-36-3)) so the proper internal MCLK signal can be derived. When the external clock is 6 or 6.144 MHz, MCLK_{INT} can simply be a buffered version of the clock that drives the MCLK pin. This is done by clearing MCLKDIV2. However, if the external clock is 12 or 12.288 MHz, it must be halved to achieve an MCLK_{INT} rate of approximately 6 MHz. This is done by setting MCLKDIV2.

[Table 4-14](#page-28-1) outlines the supported internal MCL K_{INT} nominal frequency and how it is derived from the supported frequencies of the external MCLK source (MCLK input pin).

To save power, MCLK can be disabled by setting [MCLKDIS](#page-36-8) (see [p. 37](#page-36-8)).

TAME THE THEFT OF MASIC LOCK OCHERION								
MCLK Rate (MHz)	Required Divide Ratio	MCLK _{INT} Rate (MHz)	Settings for MCLKDIV2					
6.0000		6.0000						
12.0000								
6.1440		6.1440						
12.2880								

Table 4-14. Internal Master Clock Generation

4.13.2 ADSP Device Clocking

The CS35L32 can operate as a clock master, creating both SCLK and LRCK for itself and for other system devices. It can also operate as a clock slave, receiving SCLK and LRCK signals as inputs. In Master Mode, CS35L32 determines clocking relationships among SCLK, LRCK, and the externally applied MCLK.

4.13.3 Error Conditions

MCLK, SCLK, and LRCK are monitored for clocking and configuration errors. If an MCLK or ADSP error occurs, the respective MCLK_ERR or ADSPCLK_ERR bit is set, and, if the respective mask bit is cleared, INT is asserted.

MCLK error (MCLK_ERR). If MCLK were to stop abruptly while the boost converter or amplifier's output stages are switching, it could damage or destroy the device. Because of this, the CS35L32 integrates a watchdog circuit to monitor MCLK frequency. To prevent damage, if MCLK is removed or drops below ~1.25 MHz, the boost converter is placed in Bypass Mode and audio and LED operations are shut down. The Class D amplifier immediately stops switching and both outputs are internally clamped to ground. After such a disturbance, once a proper MCLK can be applied, the device should be reset to ensure recovery to a known state.

Whenever the MCLK watchdog determines that MCLK is too slow, the event is recorded in MCLK ERR (see [p. 41](#page-40-6)).

If MCLK ERR is set, the device must be reset (RESET = HIGH \rightarrow LOW), released from reset (RESET = LOW \rightarrow HIGH) once a valid MCLK is reapplied, and then restarted adhering to the specifications in [Table 3-11.](#page-11-2) Once restarted, default audio functionality resumes with the boost converter in Bypass Mode. Registers must be reloaded, since the RESET operation will have cleared them.

• ADSPCLK error (ADSPCLK_ERR). If the ADSP RATIO is not configured properly for the MCLK and audio clocks supplied to the CS35L32, an ADSP error is triggered (ADSPCLK ERR = 1, see [p. 41\)](#page-40-7). [Section 4.11.2](#page-24-0) describes ADSPCLK_ERR and how to configure the ADSP.

The CS35L32 monitors the MCLK_{INT}-to-LRCK ratio to determine whether it is valid according to the [RATIO](#page-36-7) setting (see [p. 37](#page-36-7)). If it is invalid, an ADSPCLK_ERR error occurs and, if M_ADSPCLK_ERR = 0, INT is asserted.

While the ADSP is attempting to correlate the incoming clocks to the settings of the ratio controls, the state machine may flag the error condition several times, causing multiple assertions of the INT pin. To avoid this, the mask bit for this error can be set after the initial notice, followed by the actions from a service routine to clear the error, and then clearing the mask bit once the service routine has run.

This error is cleared automatically when the ratio matches the control port settings.

4.14 Control Port Operation

The control port is used to access the registers allowing the amplifier and LED drivers to be configured for the desired operational modes and formats. Control port operation can be asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, the control-port pins should remain static if no operation is required.

The control port operates using an I²C interface with the amplifier acting as a slave device. Device communication should not begin until the reset and power-up timing requirements specified in [Table 3-11](#page-11-2) and [Table 3-13](#page-13-0) are met.

Note: The VA and VP supplies are needed for proper control-port operation. Additionally, although registers can be written to and read from while MCLK is powered down, a valid MCLK is required to advance the state machines affected by register settings.

4.14.1 I²C Interface and Protocol

The serial control-port data pin, SDA, is a bidirectional data line. Data is clocked into and out of the CS35L32 by the I²C clock, SCL. The signal timings for read and write cycles are shown in [Fig. 4-11](#page-30-0)[–Fig. 4-13](#page-30-1). A start condition is defined as a falling transition of SDA while the clock is high. A stop condition is defined as a rising transition of SDA while the clock is high. All other SDA transitions occur while the clock is low.

The first byte sent to the CS35L32 after a start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write) in the LSB. To communicate with the CS35L32, the I²C slave address, shown in [Fig. 4-11](#page-30-0), should match 100 0000 if the AD0 pin is at level 0, and should match 100 0001 if it is at level 1.

Figure 4-11. Control-Port Timing—I2C Writes with Autoincrement

The logic state of FLOUT2/AD0 configures the I²C device address upon a device power up, after RESET has been deasserted. The bit labeled AD0 in the address byte in [Fig. 4-11](#page-30-0) reflects the logic state of pin FLOUT2/AD0.

If the I²C operation is a write, the next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers.

Each byte is separated by an acknowledge bit, ACK, which the CS35L32 outputs after each input byte is read and is input to the CS35L32 from the microcontroller after each transmitted byte.

Also for writes, bytes following the MAP byte are written to the CS35L32 register addresses pointed to by the last received MAP address plus however many autoincrements have occurred. [Fig. 4-11](#page-30-0) shows a write pattern with autoincrementing.

If the operation is a read, the contents of the register pointed to by the last received MAP address plus however many autoincrements have occurred, are output in the next byte. [Fig. 4-12](#page-30-2) shows a read pattern following the write pattern in [Fig. 4-11](#page-30-0). Notice how read addresses are based on the MAP byte from [Fig. 4-11.](#page-30-0)

Figure 4-12. Control-Port Timing—I²C Reads with AutoIncrement

If a read address different from that based on the last received MAP address is desired, an aborted write operation can be used as a preamble that sets the desired read address. This preamble technique is shown in [Fig. 4-11,](#page-30-0) in which a write operation is aborted (after the ACK for the MAP byte) by sending a stop condition.

Figure 4-13. Control-Port Timing—I²C Reads with Preamble and Autoincrement

The following pseudocode illustrates an aborted write operation followed by a single read operation when the AD0 bit in the slave address is 0. For multiple read operations, autoincrement would be set to ON (as shown in [Fig. 4-13](#page-30-1)).

```
Send start condition. 
Send 10000000 (chip address and write operation). 
Receive acknowledge bit. 
Send MAP byte, autoincrement off.
```


Receive acknowledge bit. Send stop condition, aborting write. Send start condition. Send 10000001 (chip address and read operation). Receive acknowledge bit. Receive byte, contents of selected register. Send acknowledge bit. Send stop condition.

Note: For I²C reads, the interrupt status registers and the register at the address that precedes an interrupt status register must be read individually and not as a part of an autoincremented control-port read. An autoincremented read of any of these registers may clear the contents of an interrupt status register and return invalid interrupt status data. As a result, if an unmasked interrupt condition had caused the $\overline{\text{INT}}$ pin to be asserted, the autoincremented read that prematurely clears the corresponding interrupt status bit causes INT to be deasserted.

Therefore, to avoid affecting interrupt status register contents, interrupt status registers and the register at the preceding address (specifically, registers at addresses 0x14–0x17) must only be read individually.

5 Applications

5.1 Required Reserved Register Configuration

The following initialization sequence must be written after the release of reset but before power down bit is cleared:

- Write register 0x00 with the value 0x99.
- Write register 0x43 with the value 0x01.
- Write register 0x00 with the value 0x00.

To address the issue where a small dip can be seen in the audio output signal as the amplifier enters clipping, the following I2C sequence must be written at initialization:

- Write register 0x00 with the value 0x99.
- Write register 0x3B with the value 0x62.
- Write register 0x3C with the value 0x80.
- Write register 0x00 with the value 0x00.

To address the issue where spurious tones exists on both the IMON/VMON ADCs during idle channel conditions, the following I2C sequence must be written at initialization to reduce the amplitude of these tones:

- Write register 0x00 with the value 0x99.
- Write register 0x24 with the value 0x40.
- Write register 0x00 with the value 0x00.

By default, the boost converter output is incorrect if VP exceeds 3.7 V. When a boost event is requested in this condition, the boost converter output is 5.8 V instead of the nominal 5 V.

The following I2C sequence must be written at initialization to correct this behavior:

- Write register 0x00 with the value 0x99.
- Write register 0x49 with the value 0x56.
- Write register 0x00 with the value 0x00.

5.2 Avoiding Current Transients when Issuing a Flash Event

When the boost converter is configured in either of the two automatic managed modes (VBOOST_MNG = 00 or VBOOST_ MNG = 01) and a flash LED event is indicated, a current transient can be seen at the output of the boost converter (VBST) through FLOUTx whenever a voltage boost is requested. The duration of this transient is approximately 200 μ s. A current transient is also observed in the current that sources VP. The LED current settles to the programmed value in the LED_ FLCUR field after the current transient.

To avoid the current transient on the VP node, the boost converter management must be configured for a fixed 5-V boost operation (VBOOST_MNG = 11) before issuing a flash event. VBOOST_MNG may be reconfigured to the desired management mode after a flash event.

The following sequence should be followed when issuing a flash event:

- Configure VBOOST_MNG to fixed 5-V Mode (VBOOST_MNG = 11).
- Trigger a flash event by asserting FLEN.
- Wait for the expiration of the flash timer period.

5.3 External Component and PCB Design Considerations—EMI Output Filtering

In a portable application, it is important not only to pass far-field radiated emissions compliance testing such as FCC Part 15 or EN55022, but to minimize near-field emissions. In general, far-field compliance testing ensures that an electronic device does not interfere with other electronic devices. Also, near-field emissions are more of a concern when ensuring that an electronic device does not interfere with itself. As the name indicates, near-field emissions typically do not propagate far enough to interfere with another device.

Depending on system characteristics (e.g., PCB layout, stack-up, supply decoupling, the connection length to the load, presence of external shielding, sensitivity of other devices on the system, and proximity to any sensitive devices or antennas), an EMI reduction may be necessary over the performance of what is obtained with the typical connection diagram (see [Fig. 2-1\)](#page-6-1). Because most Class D amplifier emissions are produced or transmitted via the output stage, changes are typically limited to adding passive filtering to SPKOUT+ and SPKOUT–. For sensitive systems, it is recommended to add a ferrite-bead capacitor (FB-C) output filter to help ensure sufficient attenuation of the high-frequency energy. [Fig. 5-1](#page-32-2) shows recommended VMON and IMON connections where an FB-C output filter is used.

Figure 5-1. VMON and IMON Connections with FB-C EMI Filtering

5.4 PCB Routing Considerations for Thermal Relief

Due to the thermal dissipation properties inherent to a wafer-level chip scale package (WLCSP)—and because the CS35L32 contains a boost converter, Class D amplifier, and LED driver, which can dissipate a fair amount of thermal energy—the PCB design should account for how to remove heat from the device.

The simplest approach is to take advantage of as many GND ball locations as possible and connect them in a manner that allows for good thermal conduction. For example, a 10-mil diameter, 6-mil drill through-hole microvia under each nonblocking GND ball location would allow thermal energy to transmit through the PCB and reach the back-side surface, where it dissipates most effectively. For reference purpose, GND balls are B5, C2, C3, C5, as shown in gray in [Fig. 5-2](#page-33-1).

Figure 5-2. Ground Ball Locations (Shown in Gray)

Also, as space permits, traces should be wider than 12 mils as soon as they clear the balls of the device. The traces should remain wide for at least 300 mils after they leave the device.

5.5 Inductor Selection

[Table 5-1](#page-33-2), "Recommended Inductors," lists the inductors recommended for use with the CS35L32.

Table 5-1. Recommended Inductors

1.Indicates the inductor's saturation current corresponding to a 30% drop in inductance from the nominal value.

6 Register Quick Reference

Default values are shown below the bit names.

7 Register Descriptions

All registers are read/write except for the chip ID and revision register and the status registers, which are read only. The user must not change reserved registers from their default state.

7.4 Revision ID Address 0x05

DEVIDD

DEVIDD 0x3 DEVIDE 0x2

7.5 Power Control 1 Address 0x06

7.6 Power Control 2 Address 0x07 Address 0x07

 $\overline{7}$

 6

 5

 $5:1$

7.9 Battery Voltage Monitor Address 0x0A Address 0x0A

7.10 Boost Converter Peak Current Protection Control Address 0x0B

7.11 Scaling Address 0x0C

7.12 LED and Audio Power-Budget Management Address 0x0D Address 0x0D

7.13 ADSP Control Address 0x0F

7.14 Class D Amplifier Control Address 0x100 Address **Address 1x10** Address **Address 1x10** Address **1x10** Address

7.15 Protection Release Control Address 0x11

Note: For these bits, if the condition that causes automatic protection becomes true again during the protection potential release sequence $(x_RLS: 0 \rightarrow 1 \rightarrow 0)$, protection is not removed, the related interrupt status bit is set again, and, if unmasked, a new interrupt is generated.

7.16 Interrupt Mask 1 Address 0x12

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.2.](#page-14-2)

7.17 Interrupt Mask 2 Address 0x13

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.2.](#page-14-2)

7.18 Interrupt Mask 3 Address 0x14

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.2.](#page-14-2) Registers at addresses 0x14–0x17 must not be part of a control-port autoincremented read and must be read individually. See [Section 4.14.1.](#page-29-2)

7.19 Interrupt Status 1 (Audio) Address 0x15 Address 0x15

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in [Section 4.2.](#page-14-2) Registers at addresses 0x14–0x17 must not be part of a control-port autoincremented read and must be read individually. See [Section 4.14.1.](#page-29-2)

7.20 Interrupt Status 2 (Monitors) Address 0x16 Address 0x16

Interrupt status bits are read only and sticky. Interrupts are described in [Section 4.2](#page-14-2). Registers at addresses 0x14–0x17 must not be part of a control-port autoincremented read and must be read individually. See [Section 4.14.1](#page-29-2).

7.21 Interrupt Status 3 (LEDs and Boost Converter) Address 0x17

Interrupt status bits are read only and sticky. Interrupts are described in [Section 4.2.](#page-14-2) Registers at addresses 0x14–0x17 must not be part of a control-port autoincremented read and must be read individually. See [Section 4.14.1](#page-29-2).

7.22 LED Lighting Status Address 0x18

7.23 LED Flash Mode Current Address 0x19 Address 0x19

7.24 LED Movie Mode Current Address 0x1A

7.25 LED Flash Timer Address 0x1B

8 Typical Performance Plots

8.1 System-Level Efficiency and Power-Consumption Plots

For all system-level efficiency and power-consumption plots, a simulated speaker load (8 Ω + 33 μ H) is used; the amplifier PWM outputs (OUT±) contain no EMI filtering. Efficiency calculations are based on RMS power delivered to the load at the generated frequency and include power consumption of both VA and VP.

Figure 8-1. Efficiency vs. Output Power—VBST = VP (VP = 3.0 V, VP = 3.6 V, VP = 4.2 V)

Figure 8-2. VP Supply Current vs. Output Power—VBST = VP (VP = 3.0 V, VP = 3.6 V, VP = 4.2 V)

Figure 8-5. Device Idle Power Consumption, Current vs. VP— Figure 8-6. Device Idle Power Consumption, Power vs. VP— VBST = 5.0 V, VBST = VP = 3.6 V VBST = 5.0 V, VBST = VP = 3.6 V

8.2 Audio Output Typical Performance Plots

To avoid nonlinearities (distortion) introduced by the amplifier load inductor itself, all amplifier typical performance plots use a resistor and not a simulated speaker load. No EMI filtering is populated on the amplifier outputs (OUT±).

Figure 8-7. THD+N Ratio vs. Output Power @ 1 kHz, 8 — Bypass Mode (VBST = VP = 3.6 V), Fixed Boost Mode (VBST = 5 V), Automatic Mode

Figure 8-8. THD+N Ratio vs. Frequency, 8 — Bypass Mode (VBST = VP = 3.6 V, Load = 0.5 W), Fixed Boost Mode (VBST = 5 V, Load = 1 W)

Figure 8-9. Frequency Response @ 1 W— Fixed-Boost Mode (VBST = 5 V, Refer to Amplitude @ 1 kHz)

Figure 8-10. VP PSRR Vs. Frequency, VP_ac = 100 mVpk— Bypass Mode (VBST = VP), Fixed-Boost Mode (VBST = 5 V)

8.3 Monitoring Typical Performance Plots

Unless otherwise noted, all VMON/IMON plots use the amplifier as the signal source and all measurements were taken using an 8 Ω + 33 μ H load. All listed load inductances include any measured inductances contained in the connection to the load. No EMI filtering is populated on the amplifier outputs (OUT±).

−10

Figure 8-11. IMON THD+N Ratio vs. Amplifier Output Power @ Figure 8-12. VMON THD+N Ratio vs. Amplifier Output Power @ 1 kHz—Bypass Mode (VBST = VP = 3.6 V, Load = 0.5 W) Fixed Boost Mode (VBST = 5 V, Load = 1 W) 1 kHz—Bypass Mode (VBST = VP = 3.6 V, Load = 0.5 W) Fixed Boost Mode (VBST = 5 V, Load = 1 W)

Figure 8-13. IMON THD+N Ratio vs. Frequency— Bypass Mode (VBST = VP = 3.6 V, Load = 0.5 W) Fixed Boost Mode (VBST = 5 V, Load = 1 W)

Figure 8-14. VMON THD+N Ratio vs. Frequency— Bypass Mode (VBST = VP = 3.6 V, Load = 0.5 W) Fixed Boost Mode (VBST = 5 V, Load = 1 W)

Figure 8-16. VMON Frequency Response @ 1 W— Fixed-Boost Mode (VBST = 5 V)

Figure 8-17. VMON to IMON Phase vs. Frequency @ 1 W— Fixed-Boost Mode (VBST = 5 V)

Figure 8-19. IMON FFT, 1 kHz @ No load—VBST = 5 V

9 Parameter Definitions

- **MCLK_{INT}**. Internal clock that is either equal to the signal connected to the MCLK (MCLK_{EXT}) or is equal to MCLK_{EXT}/2, depending on the setting of the MCLK divide-by-2 control (MCLKDIV2), described in [Section 7.7](#page-36-1).
- **Output offset voltage.** Describes the DC offset voltage present at the amplifier's output when its input signal is in a Mute State. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out of the line amplifier, the line amplifier is ON and the headphone amplifier is OFF; when measuring the offset out of the headphone amplifier, the headphone amplifier is ON and the line amplifier is OFF.
- **Signal-to-noise ratio (SNR).** The ratio of the RMS value of the output signal, where P_{out} is equivalent to the specified output power at THD+N < 1%, to the RMS value of the noise floor with no input signal applied and measured over the specified bandwidth, typically 20 Hz to 20 kHz. This measurement technique has been accepted by the Electronic Industries Association of Japan, EIAJ CP–307. Expressed in decibels.
- **Total harmonic distortion + noise (THD+N).** The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. THD+N is measured at –1 and –20 dBFS for the analog input and 0 and –20 dB for the analog output as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.

Figure 8-18. IMON FFT, 1 kHz @ Load = 0.9 W—VBST = 5 V

10 Package Dimensions

Notes:
Dim

- Dimensioning and tolerances per ASME Y 14.5M-1994.
• The Ball A1 position indicator is for illustration purposes
- The Ball A1 position indicator is for illustration purposes only and may not be to scale.7
• Dimension "b" applies to the solder sphere diameter and is measured at the midpoint be
- Dimension "b" applies to the solder sphere diameter and is measured at the midpoint between the package body and the seating plane Datum Z.
- • Dimension A3 describes the thickness of the backside film.

Note: Controlling dimension is millimeters.

Figure 10-1. 30-Ball WLCSP Package Drawing

11 Thermal Characteristics

12 Ordering Information

Table 12-1. Ordering Information

13 References

1. NXP Semiconductors (founded by Philips Semiconductor), *The I²C-Bus Specification and User Manual*. UM10204 Rev. 03, June 19, 2007 http://www.nxp.com

14 Revision History

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN
PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S
RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDI MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE
CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask
work rights, copyrights, trademarks, trade secrets or other inte not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without
alteration and is accompanied by all associated copyr is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No
responsibility is assumed by Cirrus Logic for the use of inform Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2012–2015 Cirrus Logic, Inc. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cirrus Logic](http://www.mouser.com/Cirrus-Logic): [CS35L32-CWZR](http://www.mouser.com/access/?pn=CS35L32-CWZR)

Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.

Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** org@eplast1.ru **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.