



General Description

The MAX9597 single SCART interface routes audio and video signals between a set-top box decoder chip and an external SCART connector under I2C control. Operating from a 3.3V supply and a 12V supply, the MAX9597 consumes 53mW during guiescent operation and 254mW during average operation when driving typical signals into typical loads.

The MAX9597 audio section contains left and right audio paths with an independent operational amplifier at the inputs. The DirectDrive® output amplifiers create a 2V_{RMS} full-scale audio signal biased around ground, eliminating the need for bulky output capacitors and reducing click-and-pop noise. The zero-cross detection circuitry also further reduces clicks and pops by enabling audio sources to switch only during a zerocrossing.

The MAX9597 video section contains 4 channels of video filter amplifiers. The standard-definition video signals from the set-top box decoder chip are lowpass filtered to remove out-of-bandwidth artifacts. The MAX9597 also supports slow-switching and fast-switching signals.

The MAX9597 is available in a compact 28-pin thin QFN package and is specified over the 0°C to +70°C commercial temperature range.

Features

- **♦** 53mW Quiescent Power Consumption
- ♦ 5µW Shutdown Consumption
- **♦ Audio Operational Amplifiers to Create Input Filters**
- ♦ Clickless/Popless, DirectDrive Audio
- ♦ Video Reconstruction Filter with 10MHz Passband and 43dB Attenuation at 27MHz
- ♦ 3.3V and 12V Supply Voltages

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9597CTI+	0°C to +70°C	28 TQFN-EP*


⁺Denotes a lead-free/RoHS-compliant package.

Applications

TVs Set-Top Boxes **AV Receivers DVD Players**

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

System Block Diagram



Maxim Integrated Products 1

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND,	unless otherwise noted)
VVID	,
V ₁₂ to EP	
VAUD to EP	
EP to GND	0.1V to +0.1V
All Video Inputs	0.3V to +4V
All Audio Inputs to EP	(V _{EP} - 1)V to (V _{EP} + 1)V
SDA, SCL, DEV_ADDR	
TV_SS_OUT	0.3V to $(V_{12} + 0.3V)$
Current	
All Video/Audio Inputs	±20mA
C1P C1N CPVSS	+50mA

Output Short-Circuit Current Duration All Video Outputs, TV_FS_OUT to V _{VID} , GN Audio Outputs to V _{AUD} , EP TV_SS_OUT to V ₁₂ , EP Continuous Power Dissipation (T _A = +70°C) 28-Pin Thin QFN	Continuous
(derate 21.3mW/°C above +70°C)	1702mW
Operating Temperature Range	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, no load, T_A = 0^{\circ}C to +70^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS		
Video Supply Voltage Range	V _{VID}	Inferred from video PSF 3.6V	3.0	3.3	3.6	V		
Audio Supply Voltage Range	V _{AUD}	Inferred from audio PSF 3.6V	R tests at 3.0V and	3.0	3.3	3.6	V	
Slow-Switching Supply Voltage Range	V ₁₂	Inferred from slow-switch	hing levels	11.4	12	12.6	V	
V _{VID} Quiescent Supply Current	I _{VID_Q}	Normal operation, all vio amplifiers are enabled	deo output		13	20	mA	
		Shutdown			1	10	μΑ	
Value Ouissaant Supply Current	Luup o	Normal operation			3	4.1	mA	
V _{AUD} Quiescent Supply Current	I _{AUD_Q}	Shutdown			0.01	10	μΑ	
V ₁₂ Quiescent Supply Current	lua o	Normal operation			1.5	100	μΑ	
V ₁₂ Quiescent Supply Current	I _{12_Q}	Shutdown			0.1	10	μΑ	
VIDEO CHARACTERISTICS								
DC-COUPLED INPUT								
		$R_L = 75\Omega$ to GND or	$V_{VID} = 3V$		1.15			
Input Voltage Range	VIN	150 Ω to $V_{VID}/2$,	$V_{VID} = 3.135V$			1.2	V _{P-P}	
		inferred from gain test	$V_{VID} = 3.3V$		1.3			
Input Current	I _{IN}	V _{IN} = GND			2	3	μΑ	
Input Resistance	RIN				300		kΩ	
AC-COUPLED INPUT								
Sync-Tip Clamp Level	VCLP	Sync-tip clamp		-5	0	6.1	mV	
Sync Crush		Sync-tip clamp; percensync pulse (0.3V _{P-P}); guclamping current measurement m			2	%		
Input Clamping Current		Sync-tip clamp			2	3	μΑ	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, no load, T_A = 0°C to +70°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS		
Max Input Source Resistance					300		Ω	
Bias Voltage	V _{BIAS}	Bias circuit		0.57	0.6	0.63	V	
Input Resistance		Bias circuit			10		kΩ	
DC CHARACTERISTICS								
			$V_{VID} = 3V,$ $V_{IN} = V_{CLP}$ to $(V_{CLP} + 1.15V)$		2			
DC Voltage Coin	Δ	$R_L = 75\Omega$ to GND	$V_{VID} = 3.135V,$ $V_{IN} = V_{CLP}$ to $(V_{CLP} + 1.2V)$	1.93	2	2.05	\/\/	
DC Voltage Gain	Av	or $R_L = 150\Omega$ to $V_{VID}/2$	$V_{VID} = 3V,$ $V_{IN} = (V_{BIAS} - 0.575V)$ to $(V_{BIAS} + 0.575V)$		2		V/V	
			$V_{VID} = 3.135V$ $V_{IN} = (V_{BIAS} - 0.6V)$ to $(V_{BIAS} + 0.6V)$	1.93	2	2.05	-	
DC Gain Mismatch		Guaranteed b	-2		+2	%		
Output Lovel		Sync-tip clamp		0.2	0.30	0.4	V	
Output Level		Bias circuit		1.38	1.5	1.62	V	
			Sync-tip clamp, measured at output, $V_{VID} = 3V$, $V_{IN} = V_{CLP}$ to $(V_{CLP} + 1.15V)$, $R_L = 75\Omega$ to GND or $R_L = 150\Omega$ to $V_{VID}/2$		2.3			
		Guaranteed	Measured at output, V_{VID} = 3.135V, V_{IN} = V_{CLP} to $(V_{CLP}$ + 1.2V), R_L = 75Ω to GND or R_L = 150Ω to $V_{VID}/2$	2.316	2.4	2.46		
Output Voltage Swing		by DC voltage gain	Bias circuit, measured at output, $V_{VID} = 3V$, $V_{IN} = (V_{BIAS} - 0.575V)$ to $(V_{BIAS} + 0.575V)$, $R_L = 75\Omega$ to GND or $R_L = 150\Omega$ to $V_{VID}/2$		2.3		V _{P-P}	
			Measured at output, V_{VID} = 3.135V, V_{IN} = (V_{BIAS} - 0.6V) to (V_{BIAS} + 0.6V), R_L = 75 Ω to GND or R_L = 150 Ω to $V_{VID}/2$	2.316	2.4	2.46		
Output Short-Circuit Current					100		mA	
Output Leakage Current		Output disabl	ed		0.02	10	μΑ	
Power-Supply Rejection Ratio		$3.0V \le V_{VID} \le$	3.6V	50	75		dB	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, no load, T_A = 0^{\circ}C to +70^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS	
AC CHARACTERISTICS	•						
Filter Passband Flatness		V _{OUT} = 2V _{P-P} , f = 10	00kHz to 10MHz		1		dB
		Vout = 2V _{P-P} ,	f = 11MHz		3		
Filter Attenuation		attenuation is	f = 27MHz		43		dB
		referred to 100kHz	f = 54MHz		63		
Differential Gain	DG	5-step modulated sta	aircase, f = 4.43MHz		0.2		%
Differential Phase	DP	5-step modulated sta	aircase, f = 4.43MHz		0.3		Degrees
2T Pulse-to-Bar K Rating		· ·	e is 18µs; the beginning g 2.5% of the bar time is		0.5		K%
2T Pulse Response		2T = 200ns			0.5		K%
2T Bar Response			e is 18µs; the beginning g 2.5% of the bar time is		0.5		K%
Nonlinearity		5-step staircase			0.5		%
Group Delay Distortion		$100kHz \le f \le 5MHz$,	outputs are 2V _{P-P}	3.5			ns
Peak Signal to RMS Noise		100kHz ≤ f ≤ 5MHz		60			dB
Power-Supply Rejection Ratio		f = 100kHz, 100mV _{P-P}			47		
Output Impedance		f = 5MHz		5.5			Ω
Video Crosstalk		f = 4.43MHz			-68.5		dB
AUDIO CHARACTERISTICS OU	TPUT AMPLIF	IER (Note 2)					
Voltage Gain				3.95	4	4.05	V/V
Gain Mismatch				-1.5		+1.5	%
Flatness		f = 20Hz to $20kHz$, 0	.25V _{RMS} input		0.01		dB
Frequency Bandwidth		0.25V _{RMS} input, fred -3dB referenced to 1	uency where output is kHz		205		kHz
Capacitive Drive		No sustained oscillar resistor on output	tions, 75Ω series		300		pF
Input Signal Amplitude		f = 1kHz, THD < 1%		0.5		V _{RMS}	
Output DC Level		No input signal, VIN	= 0V	-3		+3	mV
Davier Cusply Dejection Datio		DC		75	110		٩D
Power-Supply Rejection Ratio		f = 1kHz			91		dB
Signal-to-Noise Ratio		f = 1kHz, 0.25V _{RMS}		97		dB	
Total Harmonic Distortion Plus		$R_L = 3.33k\Omega$, 0.25V _{RMS} input		$R_L = 3.33k\Omega$, 0.25V _{RMS} input 0.0011			0/
Noise		f = 1kHz					%
Output Impedance		f = 1kHz		0.28			Ω
Mute Suppression		f = 1kHz, 0.25V _{RMS}	input		101		dB
Audio Crosstalk		f = 1kHz, 0.25V _{RMS}	input		100		dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, no load, T_A = 0^{\circ}C to +70^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
VIDEO TO AUDIO INTERACTION				*			•
Cracetalle		Video input:	f = 15kHz, 1V _{P-P} signal		100		٩D
Crosstalk		Audio input:	f = 15kHz, 0.1V _{RMS} signal		102		dB
INPUT AMPLIFIER OPEN-LOOP	CHARACTER	RISTICS					
Innut Offeet Voltage	\/	\/ 0\/	T _A = +25°C		25	100	\/
Input Offset Voltage	Vos	VCM = 0V	$T_A = +25$ °C $T_A = 0$ °C to $+70$ °C			225	μV
Input Bias Current	Ι _Β	$V_{CM} = 0V$			100	550	nA
Input Offset Current	los	$V_{CM} = 0V$			1.5	30	nA
Common-Mode Input Voltage Range	V _{CM}	Inferred from	CMRR test	-0.707		+0.707	V
Common-Mode Rejection Ratio	CMRR			80	100		dB
Power-Supply Rejection Ratio	PSRR	$V_{CM} = 0V$		90	125		dB
Large-Signal Voltage Gain	Avol	$V_{CM} = 0V, -0$	1.8V ≤ V _{OUT} ≤ +0.8V	60	80		dB
Output Voltage Swing	Vout	$R_L = 124\Omega$, in	nferred from A _{VOL} test	1.6			V _{P-P}
Gain-Bandwidth Product	GBWP				8.25		MHz
Slew Rate	SR				1.24		V/µs
Input Voltage-Noise Density	VN	f = 1kHz			13.5		nV/√Hz
Input Current-Noise Density	IN	f = 1kHz			0.2		pA/√Hz
Capacitive Load Stability		$A_{VCL} = 1V/V$	no sustained oscillation		20		рF
CHARGE PUMP							
Switching Frequency					580		kHz
FAST SWITCHING							
Output Low Voltage		$I_{OL} = 0.5 mA$			0.003	0.1	V
Output High Voltage		I _{OH} = 0.5mA		V _{VID} - 0.1	V _{VID} - 0.003		V
Output Resistance					5.5		Ω
Rise Time		$R_L = 143\Omega$ to	GND	İ	2		ns
Fall Time		$R_L = 143\Omega$ to	GND		2		ns
SLOW SWITCHING	•	•		•			
Output Low Voltage		$10k\Omega$ to EP,	$11.4V \le V_{12} \le 12.6V$			1.5	V
Output Medium Voltage		10k Ω to EP,	$11.4V \le V_{12} \le 12.6V$	5		6.5	V
Output High Voltage		$10k\Omega$ to EP,	$11.4V \le V_{12} \le 12.6V$	10			V
Input Current				-1		+1	μΑ
DIGITAL INTERFACE (SDA, SCL)						
Input High Voltage	VIH			0.7 x V _{VID}			V

ELECTRICAL CHARACTERISTICS (continued)

($V_{VID} = V_{AUD} = 3.3V$, $V_{12} = 12V$, GND = EP = 0, no load, $T_A = 0^{\circ}C$ to +70°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)


Input Hysteresis VHYS SCL and SDA have 40kΩ pullup resistors to VVID V	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leysteresis VHYS VVID	Input Low Voltage	VIL					V
Input Capacitance	Input Hysteresis	V _{HYS}					V
Input Current ViDMAX = 3.6V 0.1VvID < SDA < 0.9VvIDMAX 0.1VvID 0.1VVID SDA < 0.1VVID	Input Leakage Current	I _{IH} , I _{IL}		-1		+1	μΑ
Input Current	Input Capacitance				10		рF
Serial-Clock Frequency Sect 0 400 kHz Bus Free Time Between a STOP and a START Condition tBuF 1.3 µs Hold Time, (REPEATED) START Condition tHD, STA 0.6 µs Low Period of the SCL Clock tLOW 1.3 µs High Period of the SCL Clock tHIGH 0.6 µs Setup Time for a REPEATED START Condition tHD, DAT A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) to bridge the undefined region of SCL's falling edge 0 0.9 µs Data Setup Time tHD, DAT CB = total capacitance of one bus line in pF < 400pF; tR and tF measured between 250 ns Setup Time for STOP Condition tsu, sto 0.6 µs Pulse Width of Spike Suppressed tsp Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns 0 50 ns OTHER DIGITAL I/O DEV_ADDR High Level 0.7 x V/ID V	Input Current		0.1V _{VID} < SDA < 0.9V _{VIDMAX} 0.1V _{VID} < SCL < 0.9V _{VIDMAX} I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if V _{VID} is	-10		+10	μА
Bus Free Time Between a STOP and a START Condition Hold Time, (REPEATED) START thD, STA Low Period of the SCL Clock Low Period of the SCL Clock Ithigh Period of the SCL Clock Setup Time for a REPEATED START Data Hold Time ThD, DAT A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) to bridge the undefined region of SCL's falling edge Data Setup Time ThD, DAT CB = total capacitance of one bus line in pF < 400pF; tR and tr measured between 0.3VVID and 0.7VVID (CB is in pF) Setup Time for STOP Condition ThE SUBJECT START	Output Low Voltage SDA	V _{OL}	I _{SINK} = 6mA			0.4	V
and a START Condition HOLD TIME, (REPEATED) START Condition Low Period of the SCL Clock Low High Period of the SCL Clock HIGH Setup Time for a REPEATED START Condition Later Tendent Time This period of the SCL Clock LOW Low Period of the SCL Clock LOW Low Period of the SCL Clock LOW Low Period of the SCL Clock LOW Light Period of the SCL Clock LOW Low Low File SCL Signal (referred to VIL of the SCL Signal) to bridge the undefined region of SCL's falling edge Data Setup Time Low Period of the SCL Signal (referred to VIL of the SCL Signal) to bridge the undefined region of SCL's falling edge Data Setup Time Low Period of the SCL Clock LOW Low STA CB = total capacitance of one bus line in pF 400pF; the and the measured between 0.3VVID and 0.7VVID (CB is in pF) Setup Time for STOP Condition Low Store Time Time STOP Condition Low Store Time Time SCL Signal to bridge the undefined region of SCL's falling edge Low Device Time Time Time Time Time Time Time Tim	Serial-Clock Frequency	fscl		0		400	kHz
Condition thD, STA Low Period of the SCL Clock tLOW 1.3		tBUF		1.3			μs
High Period of the SCL Clock Setup Time for a REPEATED START Condition tsu, STA A master device must provide a hold time of at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge Data Setup Time thd, DAT CB = total capacitance of one bus line in pF < 400pF; tp and tp measured between 0.3V _{VID} and 0.7V _{VID} (CB is in pF) Setup Time for STOP Condition tsu, STO Dev_ADDR Low Level DEV_ADDR High Level Dev_ADDR High Level tsu, STA A master device must provide a hold time of at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge 0 0.9 Dev_ADDR High Level 0 0.9 0.9 0.9 0.9 0.9 0.9 0.9 0	Hold Time, (REPEATED) START Condition	tHD, STA		0.6			μs
Setup Time for a REPEATED START Condition Sulstantial Start Condition Sulstantial Start Con	Low Period of the SCL Clock	tLOW		1.3			μs
START Condition ISU, STA A master device must provide a hold time of at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge Data Setup Time IthD, DAT CB = total capacitance of one bus line in pF < 400pF; tR and tF measured between 0.3VVID (CB is in pF) Setup Time for STOP Condition Itsu, STO Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns OTHER DIGITAL I/O DEV_ADDR Low Level DEV_ADDR High Level A master device must provide a hold time of at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge 0 0.9 µs 100 ns 0.6 µs 100 ns 0.6 µs 100 ns 0.7 × VVID V	High Period of the SCL Clock	tHIGH		0.6			μs
Data Hold Time thD, DAT at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge Data Setup Time thD, DAT CB = total capacitance of one bus line in pF < 400pF; tη and tρ measured between 0.3V _{VID} and 0.7V _{VID} (CB is in pF) Setup Time for STOP Condition tsu, STO Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns The Digital I/O DEV_ADDR Low Level DEV_ADDR High Level at least 300ns for the SDA signal (referred to V _{IL} of the SDA and SCL is puts suppress noise spikes less than 50ns) 0 0.9 μs 100 0.9 0.9 0.9 0.9 0.9 0.9 0.9	•	t _{SU, STA}		0.6			μs
Fall Time of SDA Transmitting	Data Hold Time	tHD, DAT	at least 300ns for the SDA signal (referred to V _{IL} of the SCL signal) to bridge the	0		0.9	μs
Fall Time of SDA Transmitting tF < 400pF; tR and tF measured between 0.3V _{VID} and 0.7V _{VID} (CB is in pF) Setup Time for STOP Condition tsu, STO Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns OTHER DIGITAL I/O DEV_ADDR Low Level DEV_ADDR High Level tF < 400pF; tR and tF measured between 0.3V _{VID} and 0.7V _{VID} (CB is in pF) Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns 0 50 ns 0.3 x V _{VID} V	Data Setup Time	thd, dat		100			ns
Pulse Width of Spike Suppressed tsp Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns 0 ns OTHER DIGITAL I/O DEV_ADDR Low Level 0.3 x VVID DEV_ADDR High Level 0.7 x VVID 0.7 x	Fall Time of SDA Transmitting	tF	< 400pF; t _R and t _F measured between		250		ns
OTHER DIGITAL I/O DEV_ADDR Low Level DEV_ADDR High Level DEV_ADDR High Level O.7 x V/VID V	Setup Time for STOP Condition	tsu, sto		0.6			μs
DEV_ADDR Low Level 0.3 x VVID V DEV_ADDR High Level 0.7 x VVID V	Pulse Width of Spike Suppressed	t _{SP}		0		50	ns
DEV_ADDR Low Level DEV_ADDR High Level 0.7 x V/VID V	OTHER DIGITAL I/O						
DEV_ADDR High Level V	DEV_ADDR Low Level						V
DEV_ADDR Input Current -1 +1 μA	DEV_ADDR High Level						V
	DEV_ADDR Input Current			-1		+1	μΑ

Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$ and are guaranteed by design for $T_A = 0^{\circ}C$ to $+70^{\circ}C$ as specified.

Note 2: Input operational amplifier configured in voltage follower configuration, unless otherwise noted.


Typical Operating Characteristics

 $(V_{VID}=V_{AUD}=3.3V,\,V_{12}=12V,\,GND=EP=0,\,video\,load\,is\,150\Omega\,to\,GND,\,audio\,load\,is\,10k\Omega\,to\,GND,\,T_{A}=+25^{\circ}C,\,unless\,otherwise\,noted.)$




Typical Operating Characteristics (continued)


 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0$, video load is 150Ω to GND, audio load is $10k\Omega$ to GND, $T_A = +25$ °C, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, video load is 150\Omega to GND, audio load is 10k\Omega to GND, T_A = +25°C, unless other$ wise noted.)









VOLTAGE vs. TEMPERATURE 20 15 10 5


INPUT-AMPLIFIER INPUT OFFSET













INPUT-AMPLIFIER TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY




Typical Operating Characteristics (continued)

 $(V_{VID} = V_{AUD} = 3.3V, V_{12} = 12V, GND = EP = 0, video load is 150\Omega to GND, audio load is 10k\Omega to GND, T_A = +25°C, unless otherwise noted.)$


INPUT-AMPLIFIER SMALL-SIGNAL TRANSIENT RESPONSE




INPUT-AMPLIFIER SMALL-SIGNAL TRANSIENT RESPONSE



INPUT-AMPLIFIER LARGE-SIGNAL TRANSIENT RESPONSE



INPUT-AMPLIFIER LARGE-SIGNAL TRANSIENT RESPONSE



10 ______ /I/XI//I

Pin Description

PIN	NAME	FUNCTION
1	V _{AUD}	Audio Supply. Connect to a 3.3V supply. Bypass with a 10µF aluminum electrolytic capacitor in parallel with a 0.1µF ceramic capacitor to EP.
2	C1P	Charge-Pump Flying Capacitor Positive Terminal. Connect a 1µF capacitor from C1P to C1N.
3	C1N	Charge-Pump Flying Capacitor Negative Terminal. Connect a 1µF capacitor from C1P to C1N.
4	CPVSS	Charge-Pump Negative Power Supply. Bypass with a 10µF aluminum electrolytic capacitor in parallel with a 1µF ceramic capacitor to EP.
5	DEV_ADDR	Device Address Set Input. Connect DEV_ADDR to GND, VVID, SDA, or SCL. See Table 3.
6	SDA	Bidirectional, I ² C Data I/O. Output is open drain and tolerates up to 3.6V.
7	SCL	I ² C Clock Input
8	ENC_B_IN	Encoder Blue Video Input
9	ENC_G_IN	Encoder Green Video Input
10	ENC_R/C_IN	Encoder Red/Chroma Video Input
11	ENC_CVBS_IN	Encoder Composite Video Input
12	TV_CVBS_OUT	TV SCART Composite Video Output. The sync tip is biased at 0.3V.
13	V _{VID}	Video and Digital Supply. Connect to a +3.3V supply. Bypass with a parallel 1μF and 0.1μF ceramic capacitor to GND. V _{VID} also serves as a digital supply for the I ² C interface.
14	TV_FS_OUT	TV SCART Fast-Switching Logic Output. This signal drives a back-terminated, 75Ω transmission line.
15	GND	Video Ground
16	TV_R/C_OUT	TV SCART Red/Chroma Video Output. The black level of the red signal is set to 0.3V and the blank level of the chroma signal is 1.5V.
17	TV_G_OUT	TV SCART Green Video Output. The black level of the green signal is set to 0.3V.
18	TV_B_OUT	TV SCART Blue Video Output. The black level of the blue signal is set to 0.3V.
19	V ₁₂	+12V Supply. Bypass V ₁₂ with a 0.1µF capacitor to EP.
20	TV_SS_OUT	TV SCART Slow-Switch Signal Output
21	TV_OUTL	TV SCART Left-Channel Audio Output
22	ENC_INL+	Left Input-Amplifier Noninverting Terminal
23	ENC_INL-	Left Input-Amplifier Inverting Terminal
24	ENC_INLOUT	Left Input-Amplifier Output
25	ENC_INROUT	Right Input-Amplifier Output
26	ENC_INR-	Right Input-Amplifier Inverting Terminal
27	ENC_INR+	Right Input-Amplifier Noninverting Terminal
28	TV_OUTR	TV SCART Right-Channel Audio Output
_	EP	Exposed Pad. The exposed pad is the internal ground for the audio amplifiers and charge pump A low-impedance connection to EP is required for proper isolation.

Detailed Description

The MAX9597 represents Maxim's third generation of SCART audio/video (A/V) switches. Under I2C control, these devices route audio, video, and control information between the set-top box decoder chip and a SCART connector. The audio signals are left audio and right audio. The video signals are composite video with blanking and sync (CVBS) and component video (red. green, blue). S-video (Y/C) can be transported across the SCART interface if CVBS is reassigned to luma (Y) and red is reassigned to chroma (C). Support for S-video is optional. The slow-switch signal and the fastswitch signal carry control information. The slow-switch signal is a 12V, trilevel signal that indicates whether the picture aspect ratio is 4:3, 16:9, or causes the television to use an internal A/V source, such as an antenna. The fast-switch signal indicates whether the television should display CVBS or RGB signals.

CVBS, left audio, and right audio are full duplex. All the other signals are half duplex. Therefore, one device on the link must be designated as the transmitter, and the other device must be designated as the receiver.

The low power consumption of the MAX9597 enables the creation of lower power set-top boxes, televisions, and DVD players. Unlike competing SCART ICs, the audio and video circuits of the MAX9597 operate entirely from 3.3V rather than from 5V and 12V. Only the slow-switch circuit of the MAX9597 requires a 12V supply.

The MAX9597 features DirectDrive audio circuitry to eliminate click-and-pop noise. With DirectDrive, the DC bias of the audio line outputs is always at ground when the MAX9597 is being powered up or powered down. Conventional audio line output drivers that operate from a single supply require series AC-coupling capacitors. During power-up, the DC bias on the AC-coupling capacitor moves from ground to a positive voltage, and during power-down, the opposite occurs. The changing DC bias usually causes an audible transient.

Audio Section

The audio circuit consists of a left and right audio path, each with an independent operational amplifier followed by a gain-of-4 amplifier. The encoder (stereo audio DAC) is the input source, and the output goes to the TV SCART connector. See Figure 1.




Figure 1. MAX9597 Audio Section Functional Diagram

The full-scale output of the independent operational amplifiers is 0.5V_{RMS}. The closed-loop gain of the operational amplifier circuit should be designed such that the resulting full-scale output is 0.5V_{RMS}. The fixed, gain-of-4 amplifiers that follow the independent operational amplifiers amplify the 0.5V_{RMS} to 2V_{RMS}, which complies with the SCART standard.

An integrated charge pump inverts the +3.3V supply (V_{AUD}) to create a -3.3V supply (CPVSS), enabling the audio circuit to operate from bipolar supplies. The audio signal from the beginning to the end of the signal path is always biased at ground.

Clickless Muting and Unmuting

The TV audio channel incorporates a zero-crossing detect (ZCD) circuit that minimizes click noise due to abrupt signal level changes that occur when entering or coming out of a mute condition at an arbitrary moment

To implement the zero-crossing function when switching audio signals, set ZCD (register 00h, bit 6) high. The MAX9597 switches the signal in or out of mute at the next zero crossing after the mute or unmute request occurs. See Table 8.

Audio Outputs

The MAX9597 audio output amplifiers feature Maxim's DirectDrive architecture, eliminating the need for output-coupling capacitors required by conventional single-supply audio line drivers. Conventional single-supply audio line drivers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block this DC bias. Clicks and pops are created when the coupling capacitors are charged during power-up and discharged during power-down.

An internal charge pump inverts the positive supply (VAUD), creating a negative supply (CPVSS). The audio output amplifiers operate from the bipolar supplies with the outputs biased about audio ground (Figure 2). The benefit of this audio ground bias is that the amplifier outputs do not have a DC component. The DC-blocking capacitors required with conventional audio line drivers are unnecessary, conserving board space, reducing system cost, and improving frequency response.

The MAX9597 features a low-noise charge pump that requires only two small ceramic capacitors. The 580kHz switching frequency is well beyond the audio range and does not interfere with audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond




Figure 2. Conventional Driver Output Waveform vs. MAX9597 Output Waveform

wire and trace inductance is minimized by limiting the switching speed of the charge pump.

The SCART standard specifies $2V_{RMS}$ as the full-scale for audio signals. As the audio circuits process 0.5 V_{RMS} full-scale audio signals internal to the MAX9597, the gain-of-4 output amplifiers restore the audio signals to a full scale of $2V_{RMS}$.

Video Section

The video circuit routes different video formats between the set-top box decoder and the TV SCART connector. It also routes slow-switch and fast-switch control information as shown in Figure 3.

Video Inputs

Whether the incoming video input signal is AC-coupled or DC-coupled into the MAX9597 depends upon the origin, format, and voltage range of the video signal. Table 1 below shows the recommended connections. Always AC-couple an external video signal through a 0.1µF capacitor because its voltage range is not well defined (see the *Typical Application Circuit*). For example, the




Figure 3. MAX9597 Video Section Function Diagram

video transmitter circuit might have a different ground than the video receiver, thereby level shifting the DC bias. The 50Hz power line hum might cause the video signal to change DC bias slowly.

Internal video signals that are between 0V and 1V can be DC-coupled. Most video DACs generate video signals between 0V and 1V because the video DAC sources current into a ground-referenced resistor. For the minority of video DACs that generate video signals between 2.3V and 3.3V because the video DAC sinks current from a VDD-referenced resistor, AC-couple the video signal to the MAX9597.

The MAX9597 restores the DC level of incoming, AC-coupled video signals with either transparent synctip clamps or bias circuits. When using an AC-coupled input, the transparent sync-tip clamp automatically clamps the input signal minimum to ground, preventing it

from going lower. A small current of $2\mu A$ pulls down on the input to prevent an AC-coupled signal from drifting outside the input range of the part. The transparent synctip clamp is used with CVBS, RGB, and luma signals.

The transparent sync-tip clamp is transparent when the incoming video signal is DC-coupled and at ground or above. Under such conditions, the clamp never activates. Therefore, the outputs of video DACs that generate signals between 0V and 1V can be directly connected to the MAX9597 inputs.

The bias circuit accepts AC-coupled chroma, which is a subcarrier with the color information modulated onto it. The bias voltage of the bias circuits is around 600mV.

ENC_R/C_IN can receive either a red video signal or a chroma video signal. Set the input configuration by writing to bit 3 of register 08h. See Table 10.

Table 1. Recommended Coupling for Incoming Video Signals and Input Circuit Configuration**

VIDEO ORIGIN	FORMAT	VOLTAGE RANGE (V)	COUPLING	INPUT CIRCUIT CONFIGURATION
External	CVBS	Unknown	AC	Transparent sync-tip clamp
External	RGB	Unknown	AC	Transparent sync-tip clamp
External	Υ	Unknown	AC	Transparent sync-tip clamp
External	С	Unknown	AC	Bias circuit
Internal	CVBS	0 to 1	DC	Transparent sync-tip clamp
Internal	R, G, B	0 to 1	DC	Transparent sync-tip clamp
Internal	Y, C	0 to 1	DC	Transparent sync-tip clamp
Internal	Y, Pb, Pr	0 to 1	DC	Transparent sync-tip clamp
Internal	CVBS	2.3 to 3.3	AC	Transparent sync-tip clamp
Internal	R, G, B	2.3 to 3.3	AC	Transparent sync-tip clamp
Internal	Υ	2.3 to 3.3	AC	Transparent sync-tip clamp
Internal	С	2.3 to 3.3	AC	Bias circuit

^{**}Use a 0.1µF capacitor to AC-couple a video signal into the MAX9597.

Video Reconstruction Filter

The video DAC outputs of the set-top box decoder chip need to be lowpass-filtered to reject the out-of-band noise. The MAX9597 integrates sixth-order, Butterworth filters. The filter passband (±1dB) is typically 10MHz, and the attenuation at 27MHz is 43dB. The filters are suited for standard-definition video.

Video Outputs

The video output amplifiers can both source and sink load current, allowing output loads to be DC- or AC-coupled. The amplifier output stage needs approximately 300mV of headroom from either supply rail.

If the supply voltage is greater than 3.135V (5% below a 3.3V supply), each amplifier can drive two DC-coupled video loads to ground. If the supply is less than 3.135V, each amplifier can drive only one DC-coupled or AC-coupled video load.

The SCART standard allows for video signals to have a superimposed DC component within 0V and 2V. Therefore, most video signals are DC-coupled at the output. In the unlikely event that the video signal needs to be AC-coupled, the coupling capacitors should be 220 μF or greater to keep the highpass filter formed by the 37.5 Ω equivalent resistance of the video transmission line to a corner frequency of 4.8Hz or below to keep it well below the 25Hz frame rate of the PAL standard.

The video outputs can be enabled or disabled by bits 1 to 5 of register 0Dh. See Table 11.

Slow Switching

The MAX9597 supports the IEC 933-1, Amendment 1, trilevel slow-switching standard that selects the aspect ratio for the display (TV). Under I²C control, the MAX9597 sets the slow-switching output voltage level. Table 2 shows the valid input levels of the slow-switching signal and the corresponding operating modes of the display device.

One port is available for slow-switching signals for the TV. The slow-switching outputs can be set to a logic level or high impedance by writing to bit 0 and 1 of register 07h. See Table 9.

Table 2. Slow-Switching Modes

SLOW-SWITCHING SIGNAL VOLTAGE (V)	MODE
0 to 2	Display device uses an internal source such as a built-in tuner to provide a video signal.
4.5 to 7.0	Display device uses a video signal from the SCART connector and sets the display to a 16:9 aspect ratio.
9.5 to 12.6	Display device uses a signal from the SCART connector and sets the display to a 4:3 aspect ratio.

Table 3. Slave Address

DEV_ADDR	В7	В6	В5	В4	В3	B2	B1	В0	WRITE ADDRESS (HEX)	READ ADDRESS (HEX)
GND	1	0	0	1	0	1	0	R/W	94h	95h
V _{VID}	1	0	0	1	0	1	1	R/W	96h	97h
SCL	1	0	0	1	1	0	0	R/W	98h	99h
SDA	1	0	0	1	1	0	1	R/W	9Ah	9Bh




Figure 4. I²C Serial-Interface Timing Diagram

Fast Switching

The fast-switching signal was originally used to switch between CVBS and RGB signals on a pixel-by-pixel basis so that on-screen display (OSD) information could be inserted. Since modern set-top box decoder chips have integrated OSD circuitry, there is no need to create OSD information using the older technique. Now, the fast-switching signal is just used to switch between CVBS and RGB signal sources.

Set the source of the fast-switching signal by writing to bits 4 and 3 of register 07h. The fast-switching signal to the TV SCART connector can be enabled or disabled by bit 1 of register 0Dh. See Tables 9 and 11.

PC Serial Interface

The MAX9597 features an I²C/SMBus™-compatible, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the MAX9597 and the master at clock rates up to 400kHz. Figure 4 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. A master device writes data to the MAX9597 by transmitting a START (S) condition, the proper slave address with the R/W bit set to 0, followed by the register address and then the data word. Each transmit sequence is framed by a START and a STOP (P) condition. Each word transmitted to the MAX9597 is 8 bits long and is followed by

an acknowledge clock pulse. A master reads from the MAX9597 by transmitting the slave address with the R/W bit set to 0, the register address of the register to be read, a REPEATED START (Sr) condition, the slave address with the R/W bit set to 1, followed by a series of SCL pulses. The MAX9597 transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or REPEATED START condition, an acknowledge or a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than 500Ω , is required on the SDA bus. SCL operates as only an input. A pullup resistor, typically greater than 500Ω , is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX9597 from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP*

SMBus is a trademark of Intel Corp.

NIXIN

Conditions section). SDA and SCL idle high when the I^2C bus is not busy.

START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 5). A START condition from the master signals the beginning of a transmission to the MAX9597. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.

Early STOP Conditions

The MAX9597 recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

Slave Address

The slave address is defined as the 7 most significant bits (MSBs) followed by the read/write (R/W) bit. Set the R/W bit to 1 to configure the MAX9597 to read mode. Set the R/W bit to 0 to configure the MAX9597 to write mode. The slave address is always the first byte of information sent to the MAX9597 after a START or a REPEATED START condition. The MAX9597 slave address is configurable with DEV_ADDR. Table 3 shows the possible slave addresses for the MAX9597.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the MAX9597 uses to handshake receipt of each byte of data when in write mode (see Figure 6). The MAX9597 pulls down SDA during the entire master-generated ninth clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master may retry communication. The master pulls down SDA during the ninth clock cycle to acknowledge receipt of data when the MAX9597 is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not acknowledge is sent when the master reads the final byte of data from the MAX9597, followed by a STOP condition.




Figure 5. START, STOP, and REPEATED START Conditions




Figure 6. Acknowledge

Write Data Format

A write to the MAX9597 consists of transmitting a START condition, the slave address with the R/W bit set to 0, one data byte to configure the internal register address pointer, one or more data bytes, and a STOP condition. Figure 7 illustrates the proper frame format for writing one byte of data to the MAX9597. Figure 8 illustrates the frame format for writing n-bytes of data to the MAX9597.

The slave address with the R/W bit set to 0 indicates that the master intends to write data to the MAX9597. The MAX9597 acknowledges receipt of the address byte during the master-generated ninth SCL pulse.

The second byte transmitted from the master configures the MAX9597's internal register address pointer. The pointer tells the MAX9597 where to write the next byte of data. An acknowledge pulse is sent by the MAX9597 upon receipt of the address pointer data.

The third byte sent to the MAX9597 contains the data that is written to the chosen register. An acknowledge pulse from the MAX9597 signals receipt of the data byte. The address pointer autoincrements to the next




Figure 7. Writing a Byte of Data to the MAX9597




Figure 8. Writing n-Bytes of Data to the MAX9597

register address after each received data byte. This autoincrement feature allows a master to write to sequential register address locations within one continuous frame. The master signals the end of transmission by issuing a STOP condition.

Read Data Format

The master presets the address pointer by first sending the MAX9597's slave address with the R/W bit set to 0 followed by the register address after a START condition. The MAX9597 acknowledges receipt of its slave address and the register address by pulling SDA low during the ninth SCL clock pulse. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1. The MAX9597 transmits the contents of the specified register. Transmitted data is valid on the rising edge of the master-generated serial clock (SCL). The address pointer autoincrements after each read data byte. This autoincrement feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from the register address location set by the previous transaction and not 00h and subsequent reads autoincrement the address pointer until the next STOP condition. Attempting to read from register addresses higher than 01h results in repeated reads from a dummy register containing FFh data. The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition. Figures 9 and 10 illustrate the frame format for reading data from the MAX9597.

_Applications Information

Operating Modes

The MAX9597 has two operating modes: full power and shutdown. The operations can be set by writing to bit 7 of register 10h. See Table 12.

In shudown mode, all circuitry is shut down except for the I^2C interface, which is designed with static CMOS logic. If the I^2C bus is quiet, the I^2C interface draws only leakage current.

Power Consumption

With a low 3.3V supply, the quiescent power consumption and average power consumption of the MAX9597 is very low. Quiescent power consumption is defined

18 ______ /VIXI/VI




Figure 9. Reading One Indexed Byte of Data from the MAX9597




Figure 10. Reading n-Bytes of Indexed Data from the MAX9597

when the MAX9597 is operating without loads and without any audio or video signals. Table 4 shows the quiescent power consumption in both operating modes.

Average power consumption is defined when the MAX9597 drives typical signals into typical loads. Table 5 shows the average power consumption in full-power mode, and Table 6 shows the input and output conditions.

Interfacing to an RF Modulator

If the set-top box modulates CVBS and mono audio onto an RF carrier (for example, channel 3), a simple application circuit can provide the needed signals (see Figure 11). A $10 k\Omega$ resistor summer circuit between TV_OUTR and TV_OUTL creates the mono audio signal. The resistor-divider to ground on TV_CVBS_OUT creates a video signal with normal amplitude. The unique feature of the MAX9597 that facilitates this application circuit is that the audio and video output amplifiers of the MAX9597 can drive multiple loads if VAUD and VVID are both greater than 3.135V.

Table 4. Quiescent Power Consumption

OPERATING MODE	POWER CONSUMPTION (mW)
Shutdown	0.005
Full power	53

Table 5. Average Power Consumption

OPERATING MODE	POWER CONSUMPTION (mW)
Full power	254

Floating-Chassis Discharge Protection and ESD

Some set-top boxes have a floating chassis problem in which the chassis is not connected to earth ground. As a result, the chassis can charge up to 500V. When a SCART cable is connected to the SCART connector, the charged chassis can discharge through a signal pin. The equivalent circuit is a 2200pF capacitor charged to 311V connected through less than 0.1 Ω to a signal pin. The MAX9597 is soldered on the PCB when it experiences such a discharge. Therefore, the current spike flows through both external and internal ESD protection devices and is absorbed by the supply bypass capacitors, which have high capacitance and low ESR.




Figure 11. Application Circuit to Connect CVBS and Mono Audio from TV SCART to RF Modulator

Table 6. Conditions for Average Power Consumption Measurement

PIN	NAME	TYPE	SIGNAL	LOAD
1	V _{AUD}	Supply	3.3V	N/A
8	ENC_B_IN	Input	50% flat field	N/A
9	ENC_G_IN	Input	50% flat field	N/A
10	ENC_R/C_IN	Input	50% flat field	N/A
11	ENC_CVBS_IN	Input	50% flat field	N/A
12	TV_CVBS_OUT	Output	50% flat field	150 Ω to ground
13	V _{VID}	Supply	3.3V	N/A
14	TV_FS_OUT	Output	3.3V	150 Ω to ground
15	GND	Supply	0	N/A
16	TV_R/C_OUT	Output	50% flat field	150 Ω to ground
17	TV_G_OUT	Output	50% flat field	150 Ω to ground
18	TV_B_OUT	Output	50% flat field	150 Ω to ground
19	V ₁₂	Supply	12V	N/A
20	TV_SS_OUT	Output	12V	10k Ω to ground
21	TV_OUTL	Output	1V _{RMS} , 1kHz	10k Ω to ground
22	ENC_INL+	Input	0.25V _{RMS} , 1kHz	N/A
23	ENC_INL-	Input	N/A	N/A
24	ENC_INLOUT	Output	N/A	1k Ω to ground
25	ENC_INROUT	Output	N/A	1k Ω to ground
26	ENC_INR-	Input	N/A	N/A
27	ENC_INR+	Input	0.25V _{RMS} , 1kHz	N/A
28	TV_OUTR	Output	1V _{RMS} , 1kHz	10k Ω to ground

Note: Input operational amplifiers set to unity-gain configuration.




Figure 12. Application Circuit to Connect Series Resistors and External ESD Protection Diodes at MAX9597 Outputs




Figure 13. Lowpass Filter Configuration for the Burr-Brown PCM1742

To better protect the MAX9597 against excess voltages during the cable discharge condition or ESD events, add series resistors to all inputs and outputs to the SCART connector if series resistors are not already present in the application circuit. Also add external ESD protection diodes (for example, BAV99) on all inputs and output to the SCART connector.

Lowpass Filter Configuration for PCM1742 and CS4334

The lowpass filter configurations shown in Figures 13 and 15 are recommended when connecting a stereo audio DAC to the audio preamplifier (input amplifier) of the MAX9597. The filter configuration helps eliminate the switching noise caused by the audio DAC. The corner frequency of the filter configuration should be set above the maximum audio frequency (20kHz) and below the sampling frequency of the DAC. The frequency response of the filter configurations is shown in Figures 14 and 16.

Differential to Single-Ended Conversion of Audio Signals

If the stereo audio DAC generates an analog, voltage mode, differential audio signal, the circuit shown in Figure 17 can be used to convert the signal to single ended.

The gain of the circuit is represented by this equation:

$$GAIN = \left(\frac{R2}{R1}\right) \times 4$$




Figure 14. Filter Response of PCM1742 Filter Configuration




Figure 15. Lowpass Filter Configuration for the Cirrus CS4334

Keep the full-scale audio output of the preamplifiers to 0.5V_{RMS}. Capacitors C1 and C2 create a one-pole, lowpass filter to attenuate any high-frequency noise coming from the stereo audio DAC. The frequency of the lowpass pole is represented by this equation:

$$f_{-3dB} = \frac{1}{2\pi \left(\frac{R1 \times R2}{R1 + R2}\right)C1} \text{ or } f_{-3dB} = \frac{1}{2\pi \left(\frac{R1 \times R2}{R1 + R2}\right)C2}$$

If the stereo audio DAC generates an analog, current mode, and differential audio signal, the *Typical Application Circuit* can be used to convert the signal to single ended. The transresistance of the circuit is represented by this equation:

Keep the full-scale audio output of the preamplifiers to 0.5V_{RMS}. Capacitors C1 and C2 create a one-pole, lowpass filter to attenuate any high-frequency noise coming from the stereo audio DAC. The frequency of the lowpass pole is represented by this equation:

$$f_{-3dB} = \frac{1}{2\pi(R_F)C1} \text{ or } f_{-3dB} = \frac{1}{2\pi(R_F)C2}$$




Figure 16. Filter Response of CS4334 Filter Configuration




Figure 17. Differential to Single-Ended Conversion Circuit for Voltage Mode, Differential Audio Signals

Stand-Alone Operational Amplifier Applications

The input amplifier of the audio section can be utilized for stand-alone operational amplifier applications by configuring ENC_INR+ and ENC_INL+ input as the noninverting input, ENC_INR- and ENC_INL- input as the inverting input and ENC_INROUT and ENC_INLOUT output as the output of the stand-alone operational amplifier. The gain-bandwidth product of the amplifier is 7MHz (typ).

Applications That Do Not Need the Slow-Switch Signal

 V_{12} should be left unconnected if the MAX9597 is used in an application that does not require the slow-switch output signal. See Figure 18.

Power-Supply Bypassing

The MAX9597 features single 3.3V and 12V supply operation and requires no negative supply. The 12V supply V_{12} is for the SCART slow-switching function. For pin V_{12} , place a $0.1\mu\text{F}$ bypass capacitor as close to it as possible. Connect V_{AUD} to 3.3V and bypass with a

 $10\mu F$ electrolytic capacitor in parallel with a $0.1\mu F$ ceramic capacitor to audio ground. Bypass V_{VID} to GND with a $0.1\mu F$ ceramic capacitor.

Using a Digital Supply

The MAX9597 was designed to operate from noisy digital supplies. The high video PSRR (47dB at 100kHz) allows the MAX9597 to reject the noise from the digital power supplies (see the *Typical Operating Characteristics*). If the digital power supply is very noisy and stripes appear on the television screen, increase the supply bypass capacitance. An additional, smaller capacitor in parallel with the main bypass capacitor can reduce digital supply noise because the smaller capacitor has lower equivalent series resistance (ESR) and equivalent series inductance (ESL).

Layout and Grounding

For optimal performance, use controlled-impedance traces for video signal paths and place input termination resistors and output back-termination resistors close to the MAX9597. Avoid routing video traces parallel to high-speed data lines.




Figure 18. Set-Top Box with CVBS Output, S-Video Output, and Stereo Audio Outputs

The MAX9597 provides separate ground connections for video and audio supplies. For best performance, use separate ground planes for each of the ground returns and connect all ground planes together at a single point. Refer to the MAX9597 Evaluation Kit for a proven circuit board layout example.

If the MAX9597 is mounted using flow soldering or wave soldering, the ground via(s) for the exposed pad should have a finished hole size of at least 14mil to ensure adequate wicking of soldering onto the exposed pad. If the MAX9597 is mounted using the solder mask technique, the via requirement does not apply. In either case, a good connection between the exposed pad and ground is required to minimize noise from coupling onto the outputs.

_____Register Tables

Table 7. Data Format for Write Mode

REGISTER ADDRESS (HEXADECIMAL)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0						
0x00	Not used	ZCD		Not used TV n										
0x01					Not used									
0x02					Not used									
0x03					Not used									
0x04					Not used									
0x05					Not used									
0x06					Not used									
0x07	Not used	Not used	Not used	Set TV fa	ast switching	Not used	Set TV slow s	w switching						
0x08	Not used	Not used	Not used	Not used	ENC_R/C_IN clamp	Not used	Not used	Not used						
0x09					Not used			•						
0x0A					Not used									
0x0B					Not used									
0x0C					Not used									
0x0D	Not used	Not used	TV_R/C_OUT TV_G_OUT TV_B_OUT TV_CVBS_OUT TV_FS_OUT											
0x10	Operating mode	Not used	Not used	Not used	Not used	Not used Not used		Not used						

Table 8. Register 00h: Audio Control

DESCRIPTION				В	IT				COMMENTS		
DESCRIPTION	7	6	5	4	3	2	1	0	COMMENTS		
TV audio mute	_	_	_	_	_	1	_	0	Off		
I v audio mule	_	_	_	_	_	_	_	1	On (power-on default)		
Zero erossing detector	_	0	_	_	_	_	_	_	Off		
Zero-crossing detector	_	1	_	_	_	_	_	_	On (power-on default)		

Table 9. Register 07h: TV Video Output Control

DESCRIPTION				В	IT				COMMENTS
DESCRIPTION	7	6	5	4	3	2	1	0	COMMENTS
	_	_	_	_	_	_	0	0	Low (< 2V) internal source (power-on default)
Set TV slow switching	_	_	_	_	_	_	0	1	Medium (4.5V to 7V) external SCART source with 16:9 aspect ratio
		_	_	_	_	_	1	0	High impedance
		_	_	_		_	1	1	High (> 9.5V) external SCART source with 4:3 aspect ratio
		_	_	0	0	_	_	_	GND (power-on default)
Cat TV fact quitabing	l	-	_	0	1		_	_	Not used
Set TV fast switching		1		1	0		_	_	Same level as VCR_FB_IN
				1	1				VVID

Table 10. Register 08h: VCR Video Input Control

DESCRIPTION				В	IT				COMMENTS
DESCRIPTION	7	6	5	4	3	2	1 0		COMMENTS
ENC_R/C_IN clamp/bias		_	_	_	0	_	_	_	DC restore clamp active at input (power-on default)
	_	_	_	_	1	_	_	_	Chrominance bias applied at input

Table 11. Register 0Dh: Output Enable

DESCRIPTION				В	IT				COMMENTS
DESCRIPTION	7	6	5	4	3	2	1	0	COMMENTS
TV FC OUT anable	_	_	_	_	_	_	0	_	Off (power-on default)
TV_FS_OUT enable	_	_	_	_	_	_	1	_	On
TV CVPS OUT anable	_	_	_	_	_	0	_	_	Off (power-on default)
TV_CVBS_OUT enable	_	_	_	_	_	1	_	_	On
TV B OUT enable	_	_	_	_	0	_	_	_	Off (power-on default)
TV_B_OOT enable	_	_	_	_	1	_	_	_	On
TV C OUT anable	_	_	_	0	_	_	_	_	Off (power-on default)
TV_G_OUT enable	_	_	_	1	_	_	_	_	On
TV D/C OUT enable	_	_	0	_	_	_	_		Off (power-on default)
TV_R/C_OUT enable	_	_	1	_	_	_	_	_	On

Table 12. Register 10h: Operating Modes

DESCRIPTION				В	IT	COMMENTS			
DESCRIPTION	7	6	5	4	3	2	1	0	COMMENTS
Operating mode	0	_	_	_	_	_	_	_	Shutdown
Operating mode	1	_	_	_	_			_	Full-power mode (power-on default)

PROCESS: BICMOS


Pin Configuration

_Chip Information

TV_R/C_OUT TV_B_0UT TV_G_0UT TOP VIEW ENC_INL+ TV_FS_OUT ENC_INL-13 V_{VID} ENC_INLOUT TV_CVBS_OUT NIXIN ENC_CVBS_IN ENC INROUT ENC_INR-ENC_R/C_IN ENC_INR+ 27 ENC_G_IN EP* TV_OUTR 28 ENC_B_IN 1 | 2 | 3 | 4 | 5 | 6 | 7 *EXPOSED PAD. CONNECT EP TO AUDIO GROUND FOR PROPER THERMAL AND ELECTRICAL PERFORMANCE

MIXIM


Typical Application Circuit



Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
28 TQFN-EP	T2855-8	<u>21-0140</u>		



__ /N/XI/N

Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

	COMMON DIMENSIONS															
PKG.	16	L 5	×5	20L 5x5				28L 5x5			32L 5x5			40L 5x5		
SYMBOL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	0.6	20 RE	F.	0.6	0.20 REF.			20 RE	F.	0.6	20 RE	F.	0.20 REF.			
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
Ε	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	
e	0.	80 B	SC.	0.	65 B	SC.	0.	0.50 BSC.			0.50 BSC.			0.40 BSC.		
k	0.25	-	ı	0.25	-	_	0.25	-	ı	0.25	ı	ı	0.25	-	ı	
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	
N		16			20			28		32			40			
ND		4		5				7			8			10		
NE		4			5			7			8			10		
JEDEC	_ ·	WHH3		١ ١	WHHC		\ \	/HHD-	-1	\	HHD-	2				

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

 8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR
- T2855-3, T2855-6, T4055-1 AND T4055-2.
- WARPAGE SHALL NOT EXCEED 0.10 mm.
- 11. MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.
- 14. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-

EXPOSED PAD VARIATIONS														
PKG.		D2 E2												
CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.								
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20								
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20								
T1655-4	2.19	2,29	2.39	2.19	2.29	2.39								
T165N-1	3.00	3.10	3.20	3.00	3.10	3.20								
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20								
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20								
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35								
T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35								
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35								
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80								
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80								
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35								
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80								
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35								
T2855N-1	3.15	3,25	3.35	3.15	3.25	3.35								
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20								
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20								
T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20								
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20								
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20								
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60								
T4055-2	3.40	3.50	3.60	3.40	3.50	3.60								
T4055N-1	3.40	3.50	3.60	3.40	3.50	3.60								
T4055MN-1	3.40	3.50	3.60	3.40	3.50	3.60								



PACKAGE DUTLINE, 16,20,28,32,40L THIN QFN, 5x5x0.75mm

PPROVAL DOCUMENT CONTROL NO. REV. 2 21-0140 M

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/08	Initial release	
1	10/08	Corrected resistor value in Figure 13	22

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001:
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный)

Факс: 8 (812) 320-02-42

Электронная почта: <u>org@eplast1.ru</u>

Адрес: 198099, г. Санкт-Петербург, ул. Калинина,

дом 2, корпус 4, литера А.