




# 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER

The SN54/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.

## PIN NAMES

CP<sub>1</sub>, CP<sub>2</sub> Clock (LOW-to-HIGH Going Edge) Inputs  
DS Serial Data Input  
PL Asynchronous Parallel Load (Active LOW) Input  
P<sub>0</sub>–P<sub>7</sub> Parallel Data Inputs  
Q<sub>7</sub> Serial Output from Last State (Note b)  
Q<sub>7</sub> Complementary Output (Note b)

## LOADING (Note a)

|                                   | HIGH     | LOW          |
|-----------------------------------|----------|--------------|
| CP <sub>1</sub> , CP <sub>2</sub> | 0.5 U.L. | 0.25 U.L.    |
| DS                                | 0.5 U.L. | 0.25 U.L.    |
| PL                                | 1.5 U.L. | 0.75 U.L.    |
| P <sub>0</sub> –P <sub>7</sub>    | 0.5 U.L. | 0.25 U.L.    |
| Q <sub>7</sub>                    | 10 U.L.  | 5 (2.5) U.L. |
| Q <sub>7</sub>                    | 10 U.L.  | 5 (2.5) U.L. |

## NOTES:

- a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE


| PL | CP |   | CONTENTS       |                |                |                |                |                |                |                | RESPONSE       |
|----|----|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
|    | 1  | 2 | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Q <sub>5</sub> | Q <sub>6</sub> | Q <sub>7</sub> |                |
| L  | X  | X | P <sub>0</sub> | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> | P <sub>4</sub> | P <sub>5</sub> | P <sub>6</sub> | P <sub>7</sub> | Parallel Entry |
| H  | L  |   | DS             | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Q <sub>5</sub> | Q <sub>6</sub> | Right Shift    |
| H  | H  |   | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Q <sub>5</sub> | Q <sub>6</sub> | Q <sub>7</sub> | No Change      |
| H  |    | L | DS             | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Q <sub>5</sub> | Q <sub>6</sub> | Right Shift    |
| H  |    | H | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> | Q <sub>4</sub> | Q <sub>5</sub> | Q <sub>6</sub> | Q <sub>7</sub> | No Change      |

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial


## SN54/74LS165

## 8-BIT PARALLEL-TO-SERIAL SHIFT REGISTER


### LOW POWER SCHOTTKY



**J SUFFIX**  
CERAMIC  
CASE 620-09



**N SUFFIX**  
PLASTIC  
CASE 648-08




**D SUFFIX**  
SOIC  
CASE 751B-03

## ORDERING INFORMATION

SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC


## LOGIC SYMBOL



VCC = PIN 16  
GND = PIN 8

# SN54/74LS165

## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended set-up and hold times are observed.

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by

applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

## GUARANTEED OPERATING RANGES

| Symbol   | Parameter                           |          | Min         | Typ        | Max         | Unit |
|----------|-------------------------------------|----------|-------------|------------|-------------|------|
| $V_{CC}$ | Supply Voltage                      | 54<br>74 | 4.5<br>4.75 | 5.0<br>5.0 | 5.5<br>5.25 | V    |
| $T_A$    | Operating Ambient Temperature Range | 54<br>74 | -55<br>0    | 25<br>25   | 125<br>70   | °C   |
| $I_{OH}$ | Output Current — High               | 54, 74   |             |            | -0.4        | mA   |
| $I_{OL}$ | Output Current — Low                | 54<br>74 |             |            | 4.0<br>8.0  | mA   |

# SN54/74LS165

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol          | Parameter                                             |        | Limits |       |              | Unit | Test Conditions                                                                                                    |                                                                                                             |
|-----------------|-------------------------------------------------------|--------|--------|-------|--------------|------|--------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------|
|                 |                                                       |        | Min    | Typ   | Max          |      |                                                                                                                    |                                                                                                             |
| V <sub>IH</sub> | Input HIGH Voltage                                    |        | 2.0    |       |              | V    | Guaranteed Input HIGH Voltage for All Inputs                                                                       |                                                                                                             |
| V <sub>IL</sub> | Input LOW Voltage                                     | 54     |        |       | 0.7          | V    | Guaranteed Input LOW Voltage for All Inputs                                                                        |                                                                                                             |
|                 |                                                       | 74     |        |       | 0.8          |      |                                                                                                                    |                                                                                                             |
| V <sub>IK</sub> | Input Clamp Diode Voltage                             |        |        | −0.65 | −1.5         | V    | V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA                                                                    |                                                                                                             |
| V <sub>OH</sub> | Output HIGH Voltage                                   | 54     | 2.5    | 3.5   |              | V    | V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table |                                                                                                             |
|                 |                                                       | 74     | 2.7    | 3.5   |              | V    |                                                                                                                    |                                                                                                             |
| V <sub>OL</sub> | Output LOW Voltage                                    | 54, 74 |        | 0.25  | 0.4          | V    | I <sub>OL</sub> = 4.0 mA                                                                                           | V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table |
|                 |                                                       | 74     |        | 0.35  | 0.5          | V    | I <sub>OL</sub> = 8.0 mA                                                                                           |                                                                                                             |
| I <sub>IH</sub> | Input HIGH Current<br><u>Other</u> Inputs<br>PL Input |        |        |       | 20<br>60     | μA   | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V                                                                     |                                                                                                             |
|                 | <u>Other</u> Inputs<br>PL Input                       |        |        |       | 0.1<br>0.3   | mA   | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V                                                                     |                                                                                                             |
| I <sub>IL</sub> | Input LOW Current<br><u>Other</u> Inputs<br>PL Input  |        |        |       | −0.4<br>−1.2 | mA   | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V                                                                     |                                                                                                             |
| I <sub>OS</sub> | Short Circuit Current (Note 1)                        |        | −20    |       | −100         | mA   | V <sub>CC</sub> = MAX                                                                                              |                                                                                                             |
| I <sub>CC</sub> | Power Supply Current                                  |        |        |       | 36           | mA   | V <sub>CC</sub> = MAX                                                                                              |                                                                                                             |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ )

| Symbol                               | Parameter                                             |  | Limits |          |          | Unit | Test Conditions                                   |  |
|--------------------------------------|-------------------------------------------------------|--|--------|----------|----------|------|---------------------------------------------------|--|
|                                      |                                                       |  | Min    | Typ      | Max      |      |                                                   |  |
| $f_{\text{MAX}}$                     | Maximum Input Clock Frequency                         |  | 25     | 35       |          | MHz  | $V_{CC} = 5.0 \text{ V}$<br>$C_L = 15 \text{ pF}$ |  |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>PL to Output                     |  |        | 22<br>22 | 35<br>35 | ns   |                                                   |  |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>Clock to Output                  |  |        | 27<br>28 | 40<br>40 | ns   |                                                   |  |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>P <sub>7</sub> to Q <sub>7</sub> |  |        | 14<br>21 | 25<br>30 | ns   |                                                   |  |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>P <sub>7</sub> to Q <sub>7</sub> |  |        | 21<br>16 | 30<br>25 | ns   |                                                   |  |

# SN54/74LS165

## AC SETUP REQUIREMENTS ( $T_A = 25^\circ\text{C}$ )

| Symbol    | Parameter                                                  | Limits |     |     | Unit | Test Conditions         |
|-----------|------------------------------------------------------------|--------|-----|-----|------|-------------------------|
|           |                                                            | Min    | Typ | Max |      |                         |
| $t_W$     | CP Clock Pulse Width                                       | 25     |     |     | ns   | $V_{CC} = 5.0\text{ V}$ |
| $t_W$     | PL Pulse Width                                             | 15     |     |     | ns   |                         |
| $t_S$     | Parallel Data Setup Time                                   | 10     |     |     | ns   |                         |
| $t_S$     | Serial Data Setup Time                                     | 20     |     |     | ns   |                         |
| $t_S$     | CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup> | 30     |     |     | ns   |                         |
| $t_H$     | Hold Time                                                  | 0      |     |     | ns   |                         |
| $t_{rec}$ | Recovery Time, PL to CP                                    | 45     |     |     | ns   |                         |

<sup>1</sup>The role of CP<sub>1</sub> and CP<sub>2</sub> in an application may be interchanged.

### DEFINITION OF TERMS:

**SETUP TIME ( $t_S$ )** — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

**HOLD TIME ( $t_H$ )** — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

**RECOVERY TIME ( $t_{rec}$ )** — is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

### AC WAVEFORMS




Figure 1




Figure 2




Figure 3





Figure 4


**Case 751B-03 D Suffix**  
**16-Pin Plastic**  
**SO-16**



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. 751B-01 IS OBSOLETE, NEW STANDARD 751B-03.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 9.80        | 10.00 | 0.386     | 0.393 |
| B   | 3.80        | 4.00  | 0.150     | 0.157 |
| C   | 1.35        | 1.75  | 0.054     | 0.068 |
| D   | 0.35        | 0.49  | 0.014     | 0.019 |
| F   | 0.40        | 1.25  | 0.016     | 0.049 |
| G   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.19        | 0.25  | 0.008     | 0.009 |
| K   | 0.10        | 0.25  | 0.004     | 0.009 |
| M   | 0°          | 7°    | 0°        | 7°    |
| P   | 5.80        | 6.20  | 0.229     | 0.244 |
| R   | 0.25        | 0.50  | 0.010     | 0.019 |


**Case 648-08 N Suffix**  
**16-Pin Plastic**



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.
  6. 648-01 THRU -07 OBSOLETE, NEW STANDARD 648-08.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 18.80       | 19.55 | 0.740     | 0.770 |
| B   | 6.35        | 6.85  | 0.250     | 0.270 |
| C   | 3.69        | 4.44  | 0.145     | 0.175 |
| D   | 0.39        | 0.53  | 0.015     | 0.021 |
| F   | 1.02        | 1.77  | 0.040     | 0.070 |
| G   | 2.54 BSC    |       | 0.100 BSC |       |
| H   | 1.27 BSC    |       | 0.050 BSC |       |
| J   | 0.21        | 0.38  | 0.008     | 0.015 |
| K   | 2.80        | 3.30  | 0.110     | 0.130 |
| L   | 7.50        | 7.74  | 0.295     | 0.305 |
| M   | 0°          | 10°   | 0°        | 10°   |
| S   | 0.51        | 1.01  | 0.020     | 0.040 |

**Case 620-09 J Suffix**  
**16-Pin Ceramic Dual In-Line**



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
  5. 620-01 THRU -08 OBSOLETE, NEW STANDARD 620-09.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | 19.05       | 19.55 | 0.750     | 0.770 |
| B   | 6.10        | 7.36  | 0.240     | 0.290 |
| C   | —           | 4.19  | —         | 0.165 |
| D   | 0.39        | 0.53  | 0.015     | 0.021 |
| E   | 1.27 BSC    |       | 0.050 BSC |       |
| F   | 1.40        | 1.77  | 0.055     | 0.070 |
| G   | 2.54 BSC    |       | 0.100 BSC |       |
| J   | 0.23        | 0.27  | 0.009     | 0.011 |
| K   | —           | 5.08  | —         | 0.200 |
| L   | 7.62 BSC    |       | 0.300 BSC |       |
| M   | 0°          | 15°   | 0°        | 15°   |
| N   | 0.39        | 0.88  | 0.015     | 0.035 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



**MOTOROLA**





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.