

### FEATURES

- 8 channels of PDM audio inputs from digital microphones
- 16×, 32×, or 64× decimation ratio of PDM to PCM audio data
- 24-bit resolution to support high sound pressure level (SPL) microphones
- 126 dB A-weighted SNR
- 4 kHz to 192 kHz output sampling rate
- Bit clock rates of 64×, 128×, 192×, 256×, 384×, or 512× the output sampling rate
- Dual output PDM clocks
- Automatic PDM clock generation
- Automatic power-down when BCLK removed
- Selectable I<sup>2</sup>C control or hardware mode operation
- 1.2 mA DVDD operating current for 8 channels at 48 kHz frequency sampling rate and 1.8 V supply
- Slave I<sup>2</sup>S or TDM output interface
- Up to TDM-16 supported
- Configurable TDM slot routing and sizes
- I/O supply voltage from 1.70 V to 3.63 V
- DVDD supply voltage from 1.10 V to 1.98 V
- <5 μA typical DVDD shutdown current
- 16-lead, 3 mm × 3 mm, 0.50 mm pitch LFCSP
- Power-on reset

### APPLICATIONS

- Microphone arrays
- Mobile computing
- Portable electronics
- Consumer electronics
- Professional electronics

### GENERAL DESCRIPTION

The ADAU7118 converts four stereo pulse density modulation (PDM) bitstreams into one pulse code modulation (PCM) output stream. The source for the PDM data can be eight microphones or other PDM sources. The PCM audio data is output on a serial audio interface port in either inter-IC serial (I<sup>2</sup>S) or time domain multiplexed (TDM) format.

The ADAU7118 is specified over the commercial temperature range (−40°C to +85°C). The ADAU7118 is available in a 16-lead, 3 mm × 3 mm, 0.40 mm pitch, lead frame chip scale package (LFCSP).

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Note that throughout this data sheet, multifunction pins, such as ADDR/CONFIG, are referred to either by the entire pin name or by a single function of the pin, for example, ADDR, when only that function is relevant.

## TABLE OF CONTENTS

Features .....	1	ADI Vendor ID Register.....	21
Applications.....	1	Device ID 1 Register .....	21
Functional Block Diagram .....	1	Device ID 2 Register .....	21
General Description .....	1	Revision Code Register.....	21
Revision History .....	2	Channel Pair and Clock Enables Register.....	22
Specifications.....	3	Decimation Ratio and PDM Clock Mapping Controls Register .....	23
Absolute Maximum Ratings.....	7	High-Pass Filter Controls Register.....	24
Thermal Resistance .....	7	Serial Port Controls 1 Register .....	25
ESD Caution.....	7	Serial Port Controls 2 Register .....	25
Pin Configuration and Function Descriptions.....	8	Serial Port Routing and Drive Enable Channel 0 Register ...	26
Typical Performance Characteristics .....	9	Serial Port Routing and Drive Enable Channel 1 Register ...	27
Theory of Operation .....	11	Serial Port Routing and Drive Enable Channel 2 Register ...	28
Power-Up and Initialization.....	11	Serial Port Routing and Drive Enable Channel 3 Register ...	29
Clocking.....	11	Serial Port Routing and Drive Enable Channel 4 Register ...	30
Power-Down State .....	12	Serial Port Routing and Drive Enable Channel 5 Register ...	31
Standalone Hardware Mode.....	12	Serial Port Routing and Drive Enable Channel 6 Register ...	32
Serial Audio Output Interface.....	13	Serial Port Routing and Drive Enable Channel 7 Register ...	33
I <sup>2</sup> C Control Interface.....	17	Output Pad Drive Strength Controls Register.....	34
Output Pin Drive Strength .....	18	Software Reset Register .....	34
High-Pass Filter .....	18	Outline Dimensions .....	35
Applications Information .....	19	Ordering Guide .....	35
Register Summary .....	20		
Register Details .....	21		

## REVISION HISTORY

### 8/2019—Rev. 0 to Rev. A

Change to Features Section .....	1
Changes to Ordering Guide .....	34

### 5/2019—Revision 0: Initial Version

## SPECIFICATIONS

DVDD = 1.10 V to 1.98 V, IOVDD = 1.70 V to 3.63 V, T<sub>A</sub> = 25°C, and pins set to low drive setting, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DIGITAL INPUT</b>					
Input Voltage					
High Level (V <sub>IH</sub> )	0.7 × IOVDD			V	
Low Level (V <sub>IL</sub> )			0.3 × IOVDD	V	
Input Leakage					
High Level (I <sub>IH</sub> )			2.5	μA	Digital input pins with pull-down resistor
Low Level (I <sub>IL</sub> ) at 0 V			1	μA	Digital input pins with pull-down resistor
Input Capacitance (C <sub>I</sub> )		2		pF	Guaranteed by design
<b>DIGITAL OUTPUT</b>					
Output Voltage					
High Level (V <sub>OH</sub> )	0.85 × IOVDD			V	Source current when output is high (I <sub>OH</sub> ) = 1 mA
Low Level (V <sub>OL</sub> )			0.1 × IOVDD	V	Source current when output is low (I <sub>OL</sub> ) = 1 mA
Digital Output Pins, Output Drive					Digital output pins drive low impedance PCB traces to a high impedance digital input buffer
IOVDD = 1.8 V					
Nominal					
Drive Strength Setting					
2.5 mA	0.7			mA	
5 mA	1.4			mA	
10 mA	2.8			mA	
15 mA	4.2			mA	
IOVDD = 3.3 V					
Nominal					
Drive Strength Setting					
2.5 mA	2.5			mA	
5 mA	5			mA	
10 mA	10			mA	
15 mA	15			mA	
<b>PERFORMANCE</b>					
Dynamic Range		126		dB	20 Hz to 20 kHz, -60 dB input, A-weighted filter (rms), relative to 0 dBFS output
Signal-to-Noise-Ratio (SNR)		126		dB	A-weighted filter, fifth-order input, relative to 0 dBFS output
Decimation Ratio	16×	64×	64×		
Frequency Response	-0.1		+0.01	dB	DC to 0.45 × output sampling rate (f <sub>s</sub> )
Stop Band		0.566 × f <sub>s</sub>		Hz	
Stop Band Attenuation	75			dB	
Group Delay	4.47	4.47	4.47	FSYNC cycles	0.02 f <sub>s</sub> input signal, 64× decimation
	5.02	5.02	5.02	FSYNC cycles	0.02 f <sub>s</sub> input signal, 32× decimation
	5.83	5.83	5.83	FSYNC cycles	0.02 f <sub>s</sub> input signal, 16× decimation

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Gain	0	0	0	dB	PDM to PCM
Start-Up Time	63	64	64	FSYNC cycles	After power-up reset and initialization code runs
Bit Resolution		24		Bits	Internal and output
Interchannel Phase	0	0	0	Degrees	
High-Pass Filter –3 dB Point	0.23328	0.9312	242.4	Hz	$f_s = 48$ kHz, cutoff frequency set using the HPF_FC bits located in the HPF_CONTROL register, typical value is default setting
<b>CLOCKING</b>					
Output Sampling Rate ( $f_s$ )	4	48	192	kHz	FSYNC pulse rate
Bit Clock Frequency ( $f_{BCLK}$ )	0.256	12.288	24.576	MHz	
PDM_CLKx Frequency ( $f_{PDM\_CLK}$ )	0.256	3.072	6.144	MHz	
<b>POWER</b>					
Supply Voltage					
Digital Voltage (DVDD Pin)	1.10		1.98	V	Supply for digital circuitry
I/O Supply Voltage (IOVDD Pin)	1.70		3.63	V	Supply for input/output (I/O) circuitry, including pads and level shifters
Supply Current					
I/O Current (IOVDD Pin)					Dependent on the clock rates and characteristics of external loads
Operation State		2		mA	IOVDD = 3.3 V, 48 kHz $f_s$ , TDM-8 format, all channels driven, default drive strength, 25 pF capacitance, only one PDM_CLKx pin used
		0.86		mA	IOVDD = 1.8 V, 48 kHz $f_s$ , TDM-8 format, all channels driven, default drive strength, 25 pF capacitance, only one PDM_CLKx pin used
Shutdown Current		16		$\mu$ A	Power applied, frame and bit clocks applied, and then device placed into power-down state using the procedure in Table 10
		3		$\mu$ A	Power applied, frame and bit clocks applied, and then device placed into power-down state using the procedure in Table 9
Digital Current (DVDD Pin)					
Operation State		1.4		mA	Over all temperatures, full voltage range and silicon skews, 8 channels, 48 kHz $f_s$
		1.2		mA	DVDD = 1.8 V, 8 channels, 48 kHz $f_s$
		0.8		mA	DVDD = 1.2 V, 8 channels, 48 kHz $f_s$
		0.7		mA	DVDD = 1.8 V, 4 channels, 48 kHz $f_s$
		0.4		mA	DVDD = 1.2 V, 4 channels, 48 kHz $f_s$
		0.4		mA	DVDD = 1.8 V, 8 channels, 16 kHz $f_s$
		0.27		mA	DVDD = 1.2 V, 8 channels, 16 kHz $f_s$
		0.22		mA	DVDD = 1.8 V, 4 channels, 16 kHz $f_s$
		0.14		mA	DVDD = 1.2 V, 4 channels, 16 kHz $f_s$
Shutdown Current		4		$\mu$ A	Power-down mode using either method in Table 9 or method in Table 10

**Serial Ports**

$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , DVDD = 1.10 V to 1.98 V, and IOVDD = 1.70 V to 3.63 V, unless otherwise noted.

**Table 2.**

Parameter	Min	Max	Unit	Description
<b>SERIAL PORT</b>				
$f_{\text{FSYNC}}$		192	kHz	FSYNC frequency, $1/t_{\text{FSYNC}}$
$t_{\text{FSYNC}}$	5.21		$\mu\text{s}$	FSYNC period
$f_{\text{BCLK}}$		24.576	MHz	BCLK frequency, sample rate ranging from 4 kHz to 192 kHz, $1/t_{\text{BCLK}}$
$t_{\text{BCLK}}$	40.7		ns	BCLK period
$t_{\text{BIL}}$	18		ns	BCLK low pulse width, slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.6 ns
$t_{\text{BIH}}$	18		ns	BCLK high pulse width, slave mode, BCLK frequency = 24.576 MHz, BCLK period = 40.6 ns
$t_{\text{LIS}}$	10		ns	FSYNC setup to BCLK input rising edge, slave mode, FSYNC frequency = 192 kHz
$t_{\text{LIH}}$	10		ns	FSYNC hold from BCLK input rising edge, slave mode, FSYNC frequency = 192 kHz
$t_{\text{SOD}}$		20.63	ns	SDATA delay from BCLK output falling edge, 25 pf load over entire range of IOVDD, all temperatures and skews, default drive strength of 10 mA
		11.71	ns	IOVDD = 3.3 V $\pm$ 10%, drive strength set to 0b00, with 25 pf load
		10.37	ns	IOVDD = 3.3 V $\pm$ 10%, drive strength set to 0b01, with 25 pf load
		9.03	ns	IOVDD = 3.3 V $\pm$ 10%, drive strength set to 0b10, with 25 pf load
		8.72	ns	IOVDD = 3.3 V $\pm$ 10%, drive strength set to 0b11, with 25 pf load
		31.02	ns	IOVDD = 1.7 V to 1.89 V, drive strength set to 0b00, with 25 pf load
		25.83	ns	IOVDD = 1.7 V to 1.89 V, drive strength set to 0b01, with 25 pf load
		20.63	ns	IOVDD = 1.7 V to 1.89 V, drive strength set to 0b10, with 25 pf load
		20.33	ns	IOVDD = 1.7 V to 1.89 V, drive strength set to 0b11, with 25 pf load




Figure 2. Serial Port Timing Specifications

17230-002

**I<sup>2</sup>C Interface—Slave**

T<sub>A</sub> = -40°C to +85°C, DVDD = 1.10 V to 1.98 V, and IOVDD = 1.70 V to 3.63 V, unless otherwise noted.

**Table 3.**

Parameter	Min	Max	Unit	Description
<b>I<sup>2</sup>C SLAVE PORT</b>				
f <sub>SCL</sub>		1000	kHz	SCL clock frequency, not shown in Figure 3
t <sub>SCLH</sub>	0.26		μs	SCL pulse width high
t <sub>SCLL</sub>	0.5		μs	SCL pulse width low
t <sub>SCS</sub>	0.26		μs	Start and repeated start condition setup time
t <sub>SCH</sub>	0.26		μs	Start condition hold time
t <sub>DS</sub>	50		ns	Data setup time
t <sub>DH</sub>		0.45	μs	Data hold time
t <sub>SCLR</sub>		120	ns	SCL rise time
t <sub>SCLF</sub>		120	ns	SCL fall time
t <sub>SDR</sub>		120	ns	SDA rise time
t <sub>SDF</sub>		120	ns	SDA fall time
t <sub>BFT</sub>	0.5		μs	Bus-free time between stop and start
t <sub>SUSTO</sub>	0.26		μs	Stop condition setup time




Figure 3. I<sup>2</sup>C Slave Port Timing Specifications

**PDM Inputs**

T<sub>A</sub> = -40°C to +85°C, DVDD = 1.10 V to 1.98 V, IOVDD = 1.70 V to 3.63 V, and PDM data is latched on both edges of the clock (see Figure 4), unless otherwise noted.

**Table 4.**

Parameter	t <sub>MIN</sub>	t <sub>MAX</sub>	Unit	Description
<b>Timing Requirements</b>				
t <sub>SETUP</sub>	9		ns	Data setup time
t <sub>HOLD</sub>	3		ns	Data hold time




Figure 4. PDM Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
DVDD to Ground	1.98 V
IOVDD to Ground	3.63 V
Digital Inputs	GND – 0.3 V to IOVDD + 0.3 V
Maximum Operating Ambient Temperature Range	–40°C to +85°C
Junction Temperature Range	–65°C to +165°C
Storage Temperature Range	–65°C to +150°C
Soldering (60 sec)	300°C
Electrostatic Discharge (ESD) Susceptibility	4.5 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 6. Thermal Resistance

Package Type	$\theta_{JA}$ <sup>1</sup>	$\theta_{JC}$ <sup>2</sup>	Unit
CP-16-22	57	15	°C/W

<sup>1</sup> Thermal impedance simulated values are based on a JEDEC 150P thermal test board. See JEDEC JESD-51.


<sup>2</sup> Thermal impedance simulated values are based on a JEDEC 252P thermal test board with four thermal vias. See JEDEC JESD-51.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
 EXPOSED PAD. THE EXPOSED PAD MUST BE GROUNDED BY SOLDERING IT TO A GROUNDED COPPER PAD OF EQUIVALENT SIZE ON THE PCB. THERMAL VIAS ARE NOT NECESSARY.

17230-006

Figure 5. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	PDM_CLK0	PDM Output Clock 0.
2	PDM_DAT0	PDM Input Data 0.
3	PDM_DAT1	PDM Input Data 1.
4	PDM_CLK1	PDM Output Clock 1.
5	PDM_DAT2	PDM Input Data 2.
6	PDM_DAT3	PDM Input Data 3.
7	SCL	I <sup>2</sup> C Serial Clock Input.
8	SDA	I <sup>2</sup> C Data.
9	FSYNC	I <sup>2</sup> S/TDM Frame Sync or Left/Right Clock.
10	BCLK	I <sup>2</sup> S/TDM Bit Clock.
11	SDATA	I <sup>2</sup> S/TDM Serial Data Output.
12	ADDR/CONFIG	I <sup>2</sup> C Address or Standalone Configuration Selection.
13	EN	Chip Enable. Ground this pin to disable the device and put it in low power mode. Apply IOVDD to this pin to enable normal operation. All register settings are preserved when the device is disabled. However, the bit clock counters, and the audio data resets, which is the same as performing a soft reset.
14	DVDD	Internal Core Digital Power Supply.
15	GND	Ground.
16	IOVDD	Digital Input/Output Power Supply.
EP	EPAD	Exposed Pad. The exposed pad must be grounded by soldering it to a grounded copper pad of equivalent size on the PCB. Thermal vias are not necessary.



### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. FFT,  $f_s = 48$  kHz,  $-60$  dBFS Input,  $64\times$  Decimation, Fifth Order




Figure 9. Total Harmonic Distortion + Noise (THD + N) vs. Frequency at  $-10$  dBFS Unweighted,  $f_s = 48$  kHz,  $64\times$  Decimation, Fifth Order




Figure 7. Relative Level vs. Frequency at  $-10$  dBFS Normalized,  $64\times$  Decimation,  $f_s = 48$  kHz




Figure 10. Magnitude vs. Frequency, 48 kHz Output,  $64\times$  Decimation




Figure 8. Group Delay vs. Frequency,  $f_s = 48$  kHz,  $64\times$  Decimation




Figure 11. THD + N Level vs. Measured Level, 1 kHz, Unweighted,  $64\times$  Decimation, Fifth Order,  $f_s = 48$  kHz




Figure 12. Magnitude vs. Frequency, 48 kHz Output, 32x Decimation




Figure 15. Relative Level vs. Frequency at -10 dBFS Normalized, 16x Decimation,  $f_s = 48$  kHz




Figure 13. Relative Level vs. Frequency at -10 dBFS Normalized, 32x Decimation,  $f_s = 48$  kHz




Figure 16. Group Delay vs. Frequency,  $f_s = 48$  kHz, 32x Decimation




Figure 14. Magnitude vs. Frequency, 48 kHz Output, 16x Decimation




Figure 17. Group Delay vs. Frequency,  $f_s = 48$  kHz, 16x Decimation

## THEORY OF OPERATION

The ADAU7118 provides up to 8 channels of decimation from a 1-bit PDM source to a 24-bit PCM audio. The downsampling ratio is typically  $64 \times f_s$ , with  $f_s$  being the PCM output sampling rate, but the downsampling ratio can also be set at  $32 \times f_s$  or  $16 \times f_s$  to facilitate higher output sampling rates. All channels decimate at the same ratio. The 24-bit downsampled PCM audio is output via standard I<sup>2</sup>S or TDM format.

The input sources for the ADAU7118 can be any device that has a slave PDM output, such as a digital microphone. The output pins of these microphones can connect directly to the input pins of the ADAU7118. There are two separate PDM\_CLKx outputs that are replications of the same signal to allow easier drive of multiple sources. Each PDM\_CLKx can be disabled individually.

The PDM\_DATx input pins are connected to the data output of the PDM sources. Internally, there are 8 channels, Channel 0 through Channel 7. The mapping of PDM\_DATx inputs to the internal channels is detailed in Table 8.

**Table 8. PDM\_DATx to Internal Channel Mapping**

Input Pin	PDM_CLK Edge	Internal Channel
PDM_DAT0	Falling	0
PDM_DAT0	Rising	1
PDM_DAT1	Falling	2
PDM_DAT1	Rising	3
PDM_DAT2	Falling	4
PDM_DAT2	Rising	5
PDM_DAT3	Falling	6
PDM_DAT3	Rising	7

Each internal channel pair associated with each PDM\_DATx pin can be disabled to save power if those channels are not used.

Each PDM data pin must be assigned to either the PDM\_CLK0 or PDM\_CLK1 clock sources, using the decimation ratio and PDM clock mapping controls register (DEC\_RATIO\_CLK\_MAP), to ensure compliance with timing specifications. The PDM\_CLKx assignment must be the actual PDM clock that is driving the PDM microphone. By default, PDM\_DAT0 and PDM\_DAT1 are mapped to PDM\_CLK0, and PDM\_DAT2 and PDM\_DAT3 are mapped to PDM\_CLK1. This mapping of the two clock sources to the four data input pins can be modified by the PDM\_DATx\_CLK\_MAP bits.

### POWER-UP AND INITIALIZATION

The ADAU7118 requires two power supplies to function: the IOVDD and the DVDD. Both power supplies can be applied at the same time. If the power supplies are applied at different times, the IOVDD must be applied first and then the DVDD at any point after. There are no timing restrictions.

After the power supplies have stabilized, the device initializes and is ready to accept incoming I<sup>2</sup>S clocks or I<sup>2</sup>C commands based on the mode of operation.

After the initialization is complete, and I<sup>2</sup>S clocks are applied, it takes 16 full frame sync cycles to begin sending out PDM clocks.

When the PDM clocks start, and after another 48 frame sync cycles, the PDM data shows up on the SDATA pin. These 64 frame sync cycles are listed in Table 1.

The ADAU7118 can operate in two modes of operation: standalone hardware and I<sup>2</sup>C. See the Standalone Hardware Mode section or the I<sup>2</sup>C Control Interface section for more details.

### CLOCKING

After power is applied and the power-up initialization is complete, the device is ready to accept I<sup>2</sup>S clocks. At that point, it takes 16 full frame sync cycles for the device to fully initialize and start sending PDM clocks. If during normal operation the bit clock or frame sync is removed, the ADAU7118 PDM\_CLKx outputs stop immediately, and the ADAU7118 goes into a lower power state automatically. See the Power-Down State section for more details. When the clocks resume, the ADAU7118 relocks to the bit clock and the frame sync signals and adjusts the PDM\_CLKx outputs accordingly. The length of time before the PDM clock outputs resume is 4 frames  $\pm$  1 frame to lock to the incoming signal. If the format of the clock signals change, the ADAU7118 detects this change at the end of the frame and stops the PDM clock outputs. Then, the device reconfigures and resumes sending PDM clocks with no user intervention. Again, the length of time before the PDM clock outputs resume usually takes 4 frames  $\pm$  1 frame to lock to the incoming signal.

The ADAU7118 requires a BCLK rate that is a minimum of  $64 \times$  the frame sync (FSYNC) sample rate. BCLK rates of  $128 \times$ ,  $192 \times$ ,  $256 \times$ ,  $384 \times$ , and  $512 \times$  the FSYNC rate are also supported. The ADAU7118 automatically detects the ratio between BCLK and FSYNC and generates a PDM clock output at  $64 \times$  the FSYNC rate by default. If lower decimation ratios are selected in Register 0x05, DEC\_RATIO\_CLK\_MAP, the PDM output clock rate corresponds with the DEC\_RATIO bits setting. The minimum sampling rate is 4 kHz, and the maximum sampling rate is 192 kHz. The PDM clock range is 256 kHz to 6.144 MHz. Internally, all processing is done at the PDM\_CLK rate.

The two PDM clock outputs, PDM\_CLK0 and PDM\_CLK1, are separate buffered outputs of the same clock. However, the incoming PDM data is clocked in using the signal present at the actual clock pin and not the internal clock going out to the pin. The reason for this is to allow the clock rise time to be slowed by the external capacitance in a similar manner to the PDM data signal. It is recommended to associate the incoming PDM data with the clock output that is actually connected to the PDM microphone. The DEC\_RATIO\_CLK\_MAP register, Register 0x05, is used to assign one of the two clocks to each PDM data input.

**POWER-DOWN STATE**

The ADAU7118 can be placed into a power-down state by using one of two methods available. The preferred method is by using register writes to place the device into the lowest possible power-down state. However, for when the ADAU7118 operates in standalone mode, use the second method, which uses the enable pin (EN).

With a system controller and when entering the low power state, disable the PDM clocks and disable the channel outputs by writing a zero to Register 0x04 (ENABLES register). Then, the frame and bit clocks can be removed (stopped) to place the device in the power-down state. Allow enough time for the I<sup>2</sup>C write to complete before stopping the clocks. A minimum of one full frame after the I<sup>2</sup>C write completes is enough wait time. It is not necessary to lower the EN pin, it does not lower the power draw any further. See Table 9 for more details.

**Table 9. Placing the ADAU7118 into the Power-Down State Using Register Writes**

Step	Action
1	Write a zero into Register 0x04
2	Wait at least one frame period
3	Stop the frame and bit clocks

When the ADAU7118 is in standalone mode, the device can be placed into the power-down state by applying a low signal to the EN pin and then waiting a minimum of one full frame to place the device into the power-down state. See Table 10 for more details. Note that if a pull-up resistor is used on the EN pin, the additional current through this pull-up resistor must be added to the values in Table 1.

**Table 11. Standalone Hardware Mode Settings: Changes From Default Settings**

SCL Pin Tied to	SDA Pin Tied to	Operation Settings	PDM Clock Settings: ENABLES, Register 0x04	Channel Enables: ENABLES, Register 0x04	Drive Strength
IOVDD	IOVDD	4-channel	PDM_CLK1_EN bit = 0, disabled	CHAN_45_EN bit = 0, CHAN_67_EN bit = 0	Default setting = 10
IOVDD	GND	8-channel high drive	Default settings	All channels enabled	SDATA_DS = 11, PDM_CLK0_DS = 11, PDM_CLK1_EN = 11
GND	IOVDD	6-channel	Default settings	CHAN_67_EN = 0	Default setting = 10
GND	GND	6-channel high drive	Default settings	CHAN_67_EN = 0	SDATA_DS = 11, PDM_CLK0_DS = 11, PDM_CLK1_EN = 11

**Table 10. Placing the ADAU7118 into the Power-Down State when Operating in Standalone Mode**

Step	Action
1	Apply a low voltage to the EN pin
2	Wait at least one frame period
3	Stop the frame and bit clocks

To come out of the power-down mode, the order for restarting the clocks vs. enabling the device does not matter. Enabling the device refers to either raising the EN pin or enabling the device by writing to Register 0x04.

**STANDALONE HARDWARE MODE**

Because all channels default to enable and output, the device can be used with the default control settings without I<sup>2</sup>C and with any setting of the ADDR/CONFIG pin, except for hardware mode. If the ADDR/CONFIG pin is left open, the device is in standalone hardware mode and I<sup>2</sup>C communications are not possible. See Table 14 for details on the ADDR/CONFIG pin settings. In standalone hardware mode, the settings of the I<sup>2</sup>C SCL pin and SDA pin can select different functionality by changing the state of some registers from their default. See Table 11 for details of the differences from the default settings.

To achieve the lowest power in standalone hardware mode operation when a BCLK is present, the EN pin is still functional and can be pulled low, placing the device into a low power mode. The EN pin also performs a soft reset but does not reset any of the register settings. Stopping the bit clock and frame sync clocks also places the device into a low power state. See the Clocking section for more details.

## SERIAL AUDIO OUTPUT INTERFACE

The ADAU7118 supports I<sup>2</sup>S and TDM serial output formats. Up to 16 TDM slots can be used. TDM slot widths of 16 bits, 24 bits, and 32 bits are supported. Any internal channel can be routed to any output slot via the SPT\_Cx\_SLOT bits. By default, each channel is routed to its same number slot. For example, Channel 1 goes to Slot 1 and Channel 6 goes to Slot 6. Each channel can be set to drive during their set slot or not drive (tristate high impedance mode) via their respective SPT\_Cx\_DRV bit. I<sup>2</sup>S mode or TDM mode selection is via the SPT\_SAI\_MODE bit (Bit 0) in the SPT\_CTRL1 register. The SDATA pin is in tristate high impedance mode, except when the port is driving serial data by default. It is possible for two or more channels to be set to the same TDM slot. In that case, the lowest channel number wins and drives its data into the slot. The data of the other channel never appears anywhere. There is no cross-checking of register settings to prevent the user from doing this, but the device is not damaged, only the data is missing from the output.

The SPT\_CTRL1 register, SPT\_SAI\_MODE bit (Bit 0) sets the serial port audio interface mode. The two modes are stereo and TDM. The primary difference between these two modes is the format of the frame sync clock that is expected and the polarity of the active edge of the clock.

With the SPT\_SAI\_MODE bit set to 0, and the SPT\_LRCLK\_POL bit (Bit 1, Register SPT\_CTRL2) set to 0, the serial port is in stereo mode with the clock polarity set to normal. In this mode, only two channels of data are expected to be sent. The frame starts with the falling edge of the frame sync, and the expected duty cycle is 50% high and 50% low. Channel 0 sends out its data when the clock is low, and as soon as the frame sync goes high, the data from Channel 0 is stopped, and Channel 1 begins sending. Both edges of the frame sync clock are used. If the duty cycle is not 50/50, there may be errors in the resulting data. In this mode of operation, the ADAU7118 does not expect 32-bit clock transitions for each channel. All bit clock to frame sync ratios are supported.

With the SPT\_SAI\_MODE bit set to 1, and the SPT\_LRCLK\_POL bit set to 0, the serial port is in TDM mode with the clock polarity set to normal. In this mode, there can be as few as a single channel transmitted or as many as 8 channels spread out across 16 data slots of a TDM-16 format.

The ADAU7118 can support six different bit clock rates of 64×, 128×, 192×, 256×, 384×, or 512× the output sampling rate. These bit clock rates are combined with the three different TDM slot sizes of 16-bit, 24-bit, or 32-bit slots, selected in the SPT\_CTRL1 register,

Bits[5:4] (SPT\_SLOT\_WIDTH), to result in 18 combinations of TDM formats that are supported. Note that some of these formats do not have an even number of full width slots (see Table 12).

Note that as soon as the next frame sync edge is detected, the ADAU7118 restarts from Slot 0, and any data in the previous frame that was never reached is lost. This process is how to achieve unusual TDM formats like TDM-5 or TDM-10. In addition, only TDM-16 or less is supported for placing data into a TDM slot. Data cannot be placed into slots above 16. The ADAU7118 can be configured to tristate all unused TDM slots, which includes all the slots above the first 16 slots for modes that have more than 16 slots.

In TDM mode, the frame sync is expected to be a positive going pulse that is at least one bit clock period wide. The falling edge is not important and is not looked at as long as it is low long enough to meet the timing specification read as a low before going back high. The frame starts with the rising edge of this pulse. The data is clocked out according to the slot width and data format specified in the SPT\_CTRL1 register, Register 0x07. The ADAU7118 continues to send data until all active channels are sent and then the device waits for the next frame sync clock edge to start sending the next set of frame samples. If TDM-16 is used and the ADAU7118 is set to output Channel 0 to Channel 7 into Slot 0 to Slot 7, the ADAU7118 can tristate for the remainder of the frame, allowing another ADAU7118 to output its 8 channels on to Slot 8 to Slot 15. These slots do not have to be consecutive. The two devices may interleave their respective data if properly set up to do this. The serial port can be set up to only drive when there is data to drive into a data slot. If one or more of the eight channels is not used, the channel can be assigned to drive a slot or tristate during that data slot in the TDM data stream, which is done using Bit 0 in the SPT\_Cx registers.

The SPT\_LRCLK\_POL bit, left/right clock polarity, can be set to 1 and the bit inverts the expected frame clock. In stereo mode with the SPT\_LRCLK\_POL bit set to 1, Channel 0 is sent out when the frame sync is high so the start of the frame is a low to high transition.

In TDM mode, with the SPT\_LRCLK\_POL bit set to 1, the expected frame sync pulse is negative going so that the frame starts with the high to low transition.

The SPT\_DATA\_FORMAT bits (Bits[3:1]) in the SPT\_CTRL1 register allow for the justification of the data within the 32-bit data slot. The left justified mode, delayed by one bit clock period, and the right justified modes for 24-bit, 20-bit, and 16-bit data word sizes are all supported.

Table 12. Number of Slots in Supported TDM Bit Clock Rates vs. Slot Size Setting

Bit Clock Rate	SPT_CTRL1, Bits[5:4]		
	0b01, 16-Bit Slot	0b10, 24-Bit Slot	0b00, 32-Bit Slot
$64 \times f_s$	4	2 <sup>1</sup>	2
$128 \times f_s$	8	5 <sup>1</sup>	4
$192 \times f_s$	12	8	6
$256 \times f_s$	16	10 <sup>1</sup>	8
$384 \times f_s$	24	16	12
$512 \times f_s$	32	21 <sup>1</sup>	16

<sup>1</sup> This combination produces a partial final TDM slot that is not included in the number of slots. The data in that final slot is invalid. The number of slots shown in the table are the full width slots.




Figure 18. SPT\_SIA\_MODE = Stereo Mode (I²S), I²C Operation Only




Figure 19. TDM-8, Default Channel Assignments, Left Justified Delayed by Zero, 24-Bit Data, 32-Bit Slots, Normal Polarity Clocks




Figure 20. TDM-8, Left Justified Zero BCLK Delay, Only Channel 0 to Channel 3 Enabled




Figure 21. TDM-8 Hardware Mode, SCL = 1, SDA = 0, I<sup>2</sup>C Mode, One BCLK Delay, Normal Clock Polarity, Default Channel Assignments

17230-022




Figure 22. TDM-6, Hardware Mode, SCL = 0, SDA = x, I<sup>2</sup>C Mode, One BCLK Delay, Normal Clock Polarity, Default Channel Assignments

17230-023




Figure 23. TDM-4, Hardware Mode, SCL = 1, SDA = 1, I<sup>2</sup>C Mode, One BCLK Delay, Normal Clock Polarity, Default Channel Assignments

17230-024





Figure 24. TDM-16, Default Channel Assignments, Left Justified Zero BCLK Delay, Normal Clock Polarity

17230-025



1723-0026

Figure 25. TDM-2, I<sup>2</sup>C Mode, One BCLK Delay, Normal Clock Polarity, Default Channel Assignments



## I<sup>2</sup>C CONTROL INTERFACE

The ADAU7118 supports a 2-wire serial bus (I<sup>2</sup>C-compatible) shared across multiple peripherals. Two signals, serial data (SDA) and serial clock (SCL), carry information between the ADAU7118 and the system I<sup>2</sup>C master controller. The ADAU7118 is always a slave on the bus and cannot initiate a data transfer. Each slave device is identified by a unique address. The address byte format is shown in Table 13 with the LSBs of the address determined by the state of the ADDR/CONFIG pin (see Table 14). The address

resides in the first 7 bits of the I<sup>2</sup>C write. The LSB of this byte sets either a read or write operation. Logic Level 1 corresponds to a read operation, and Logic Level 0 corresponds to a write operation.

Both SDA and SCL are open-drain and require pull-up resistors to the IOVDD voltage. The ADAU7118 operates with I<sup>2</sup>C voltages over the full range of IOVDD

**Table 13. I<sup>2</sup>C Device Address Byte Format**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	1	0	1	Bit 2	Bit 1	R/W

**Table 14. Standalone Hardware Mode: ADDR/CONFIG Pin Options**

I <sup>2</sup> C Address Bit 2	I <sup>2</sup> C Address Bit 1	ADDR Pin Configuration
1	1	Tie to IOVDD
0	0	Tie to GND
Hardware Mode 1	Hardware Mode 1	Open
1	0	Tie to IOVDD through a 47 kΩ resistor
0	1	Tie to GND through a 47 kΩ resistor

## OUTPUT PIN DRIVE STRENGTH

All output pins have configurable output drive strength that can be set via their respective control registers. Drive strengths of 2.5 mA, 5 mA, 10 mA, and 15 mA at 3.3 V IOVDD are possible. The serial data output pin functions in slave mode at all valid sample rates, provided that the external circuit design provides sufficient electrical signal integrity. When operating at IOVDD = 1.8 V nominal, take care to achieve sufficient timing margins at BCLK frequencies over 12.288 MHz. The capacitance of the bit clock and SDATA signal lines on the PCB, along with the length of the trace, enter into the calculation of this timing margin.

## HIGH-PASS FILTER

There is a first order high-pass filter in the signal path that can be bypassed, if desired. The high-pass filter is disabled by default and can be enabled by setting HPF\_EN (Bit 0, Register HPF\_CONTROL) = 1. The cutoff frequency can be adjusted using the HPF\_FC bits (Bits[7:4]) in the HPF\_CONTROL register. The settings are relative to the output sampling rate. Table 15 shows the setting and the cutoff frequency for common sampling rates.

**Table 15. HPF Cutoff Frequency Selections**

HPF_FC (Bits[7:4]) Setting	Multiplication Factor	Cutoff Frequency in Hz	
		For 48 kHz Sampling Rate	For 32 kHz Sampling Rate
101	0.00505	242.4	161.6
110	0.00251	120.48	80.32
111	0.00125	60	40
1000	0.000623	29.904	19.936
1001	0.000311	14.928	9.952
1010	0.000155	7.44	4.96
1011	0.0000777	3.7296	2.4864
1100	0.0000389	1.8672	1.2448
1101	0.0000194	0.9312	0.6208
1110	0.00000971	0.46608	0.31072
1111	0.00000486	0.23328	0.15552

APPLICATIONS INFORMATION

17230-027




Figure 26. Example Application Circuit

## REGISTER SUMMARY

Table 16. ADAU7118 Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W	
0x00	VENDOR_ID	[7:0]	VENDOR									0x41	R
0x01	DEVICE_ID1	[7:0]	DEVICE1									0x71	R
0x02	DEVICE_ID2	[7:0]	DEVICE2									0x18	R
0x03	REVISION_ID	[7:0]	REV									0x00	R
0x04	ENABLES	[7:0]	RESERVED		PDM_CLK1_EN	PDM_CLK0_EN	CHAN_67_EN	CHAN_45_EN	CHAN_23_EN	CHAN_01_EN	0x3F	R/W	
0x05	DEC_RATIO_CLK_MAP	[7:0]	PDM_DAT3_CLK_MAP	PDM_DAT2_CLK_MAP	PDM_DAT1_CLK_MAP	PDM_DAT0_CLK_MAP	RESERVED		DEC_RATIO		0xC0	R/W	
0x06	HPF_CONTROL	[7:0]	HPF_FC				RESERVED			HPF_EN	0xD0	R/W	
0x07	SPT_CTRL1	[7:0]	RESERVED	SPT_TRI_STATE	SPT_SLOT_WIDTH		SPT_DATA_FORMAT			SPT_SAI_MODE	0x41	R/W	
0x08	SPT_CTRL2	[7:0]	RESERVED						SPT_LRCLK_POL	SPT_BCLK_POL	0x00	R/W	
0x09	SPT_C0	[7:0]	SPT_C0_SLOT				RESERVED			SPT_C0_DRV	0x01	R/W	
0x0A	SPT_C1	[7:0]	SPT_C1_SLOT				RESERVED			SPT_C1_DRV	0x11	R/W	
0x0B	SPT_C2	[7:0]	SPT_C2_SLOT				RESERVED			SPT_C2_DRV	0x21	R/W	
0x0C	SPT_C3	[7:0]	SPT_C3_SLOT				RESERVED			SPT_C3_DRV	0x31	R/W	
0x0D	SPT_C4	[7:0]	SPT_C4_SLOT				RESERVED			SPT_C4_DRV	0x41	R/W	
0x0E	SPT_C5	[7:0]	SPT_C5_SLOT				RESERVED			SPT_C5_DRV	0x51	R/W	
0x0F	SPT_C6	[7:0]	SPT_C6_SLOT				RESERVED			SPT_C6_DRV	0x61	R/W	
0x10	SPT_C7	[7:0]	SPT_C7_SLOT				RESERVED			SPT_C7_DRV	0x71	R/W	
0x11	DRIVE_STRENGTH	[7:0]	RESERVED		SDATA_DS		PDM_CLK1_DS		PDM_CLK0_DS		0x2A	R/W	
0x12	RESETS	[7:0]	RESERVED						SOFT_FULL_RESET	SOFT_RESET	0x00	W	

## REGISTER DETAILS

### ADI VENDOR ID REGISTER

Address: 0x00, Reset: 0x41, Name: VENDOR\_ID




Table 17. Bit Descriptions for VENDOR\_ID

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	VENDOR	Not applicable	ADI Vendor ID	0x41	R

### DEVICE ID 1 REGISTER

Address: 0x01, Reset: 0x71, Name: DEVICE\_ID1




Table 18. Bit Descriptions for DEVICE\_ID1

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	DEVICE1	Not applicable	Device ID 1	0x71	R

### DEVICE ID 2 REGISTER

Address: 0x02, Reset: 0x18, Name: DEVICE\_ID2




Table 19. Bit Descriptions for DEVICE\_ID2

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	DEVICE2	Not applicable	Device ID 2	0x18	R

### REVISION CODE REGISTER

Address: 0x03, Reset: 0x00, Name: REVISION\_ID





Table 20. Bit Descriptions for REVISION\_ID

Bits	Bit Name	Settings	Description	Reset	Access
[7:0]	REV	Not applicable	Revision ID	0x0	R

**CHANNEL PAIR AND CLOCK ENABLES REGISTER**

Address: 0x04, Reset: 0x3F, Name: ENABLES



**Table 21. Bit Descriptions for ENABLES**

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved.	0x0	R
5	PDM_CLK1_EN	0 1	PDM Clock 1 Enable. 0 Disabled. 1 Enabled.	0x1	R/W
4	PDM_CLK0_EN	0 1	PDM Clock 0 Enable. 0 Disabled. 1 Enabled.	0x1	R/W
3	CHAN_67_EN	0 1	Channel 6/Channel 7 (PDM_DAT3) Enable. 0 Disabled. 1 Enabled.	0x1	R/W
2	CHAN_45_EN	0 1	Channel 4/Channel 5 (PDM_DAT2) Enable. 0 Disabled. 1 Enabled.	0x1	R/W
1	CHAN_23_EN	0 1	Channel 2/Channel 3 (PDM_DAT1) Enable. 0 Disabled. 1 Enabled.	0x1	R/W
0	CHAN_01_EN	0 1	Channel 0/Channel 1 (PDM_DAT0) Enable. 0 Disabled. 1 Enabled.	0x1	R/W

**DECIMATION RATIO AND PDM CLOCK MAPPING CONTROLS REGISTER**

Address: 0x05, Reset: 0xC0, Name: DEC\_RATIO\_CLK\_MAP




Table 22. Bit Descriptions for DEC\_RATIO\_CLK\_MAP

Bits	Bit Name	Settings	Description	Reset	Access
7	PDM_DAT3_CLK_MAP	0 1	PDM Clock Mapping to PDM Data Pin 3. PDM_CLK0 is used for PDM_DAT3. PDM_CLK1 is used for PDM_DAT3.	0x1	R/W
6	PDM_DAT2_CLK_MAP	0 1	PDM Clock Mapping to PDM Data Pin 2. PDM_CLK0 is used for PDM_DAT2. PDM_CLK1 is used for PDM_DAT2.	0x1	R/W
5	PDM_DAT1_CLK_MAP	0 1	PDM Clock Mapping to PDM Data Pin 1. PDM_CLK0 is used for PDM_DAT1. PDM_CLK1 is used for PDM_DAT1.	0x0	R/W
4	PDM_DAT0_CLK_MAP	0 1	PDM Clock Mapping to PDM Data Pin 0. PDM_CLK0 is used for PDM_DAT0. PDM_CLK1 is used for PDM_DAT0.	0x0	R/W
[3:2]	RESERVED		Reserved.	0x0	R
[1:0]	DEC_RATIO	0 1 10	Decimation Ratio. 64x. 32x. 16x.	0x0	R/W

**HIGH-PASS FILTER CONTROLS REGISTER**

Address: 0x06, Reset: 0xD0, Name: HPF\_CONTROL




Table 23. Bit Descriptions for HPF\_CONTROL

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	HPF_FC	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	High-Pass Filter Cutoff Frequency Relative to Output Sample Rate. Reserved. Reserved. Reserved. Reserved. 0.00505. 0.00251. 0.00125. 0.000623. 0.000311. 0.000155. 0.0000777. 0.0000389. 0.0000194. 0.00000971. 0.00000486.	0xD	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	HPF_EN	0 1	High-Pass Filter Enable. HPF off. HPF on.	0x0	R/W



**SERIAL PORT CONTROLS 1 REGISTER**

Address: 0x07, Reset: 0x41, Name: SPT\_CTRL1




Table 24. Bit Descriptions for SPT\_CTRL1

Bits	Bit Name	Settings	Description	Reset	Access
7	RESERVED		Reserved.	0x0	R
6	SPT_TRI_STATE	1 0	Serial Port Output: Tristate (High Impedance Mode) Enable for Unassigned Slots. Enabled. Disabled.	0x1	R/W
[5:4]	SPT_SLOT_WIDTH	00 01 10	Selects serial port slot width, the number of bit clock periods in each data slot. 32 BCLKs per slot. 16 BCLKs per slot. 24 BCLKs per slot.	0x0	R/W
[3:1]	SPT_DATA_FORMAT	001 000 010 011 100	Selects serial port data delay from left/right/frame clock transition. Left justified, delay by 0. I <sup>2</sup> S mode, delay by 1. Delay by 8. Delay by 12. Delay by 16.	0x0	R/W
0	SPT_SAI_MODE	0 1	Selects Serial Port SAI Mode (Serial Audio Interface). Stereo. TDM.	0x1	R/W

**SERIAL PORT CONTROLS 2 REGISTER**

Address: 0x08, Reset: 0x00, Name: SPT\_CTRL2




Table 25. Bit Descriptions for SPT\_CTRL2

Bits	Bit Name	Settings	Description	Reset	Access
[7:2]	RESERVED		Reserved.	0x0	R
1	SPT_LRCLK_POL	0 1	Selects serial port left/right frame clock polarity. Normal. Inverted.	0x0	R/W
0	SPT_BCLK_POL	0 1	Selects serial port bit clock polarity. Capture on rising edge. Capture on falling edge.	0x0	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 0 REGISTER**

Address: 0x09, Reset: 0x01, Name: SPT\_C0




Table 26. Bit Descriptions for SPT\_C0

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_CO_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 0 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x0	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_CO_DRV	0 1	Serial Port Channel 0 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 1 REGISTER**

Address: 0x0A, Reset: 0x11, Name: SPT\_C1




Table 27. Bit Descriptions for SPT\_C1

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C1_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 1 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x1	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C1_DRV	0 1	Serial Port Channel 1 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 2 REGISTER**

Address: 0x0B, Reset: 0x21, Name: SPT\_C2




Table 28. Bit Descriptions for SPT\_C2

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C2_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 2 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x2	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C2_DRV	0 1	Serial Port Channel 2 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 3 REGISTER**

Address: 0x0C, Reset: 0x31, Name: SPT\_C3




Table 29. Bit Descriptions for SPT\_C3

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C3_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 3 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x3	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C3_DRV	0 1	Serial Port Channel 3 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 4 REGISTER**

Address: 0x0D, Reset: 0x41, Name: SPT\_C4




Table 30. Bit Descriptions for SPT\_C4

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C4_SLOT		Serial Port Channel 4 Slot Selection.	0x4	R/W
		0	Slot 0.		
		1	Slot 1.		
		10	Slot 2.		
		11	Slot 3.		
		100	Slot 4.		
		101	Slot 5.		
		110	Slot 6.		
		111	Slot 7.		
		1000	Slot 8.		
		1001	Slot 9.		
		1010	Slot 10.		
		1011	Slot 11.		
		1100	Slot 12.		
		1101	Slot 13.		
		1110	Slot 14.		
		1111	Slot 15.		
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C4_DRV		Serial Port Channel 4 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot.	0x1	R/W
		0	Not driven.		
		1	Driving selected slot.		

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 5 REGISTER**

Address: 0x0E, Reset: 0x51, Name: SPT\_C5





Table 31. Bit Descriptions for SPT\_C5

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C5_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 5 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x5	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C5_DRV	0 1	Serial Port Channel 5 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 6 REGISTER**

Address: 0x0F, Reset: 0x61, Name: SPT\_C6




**Table 32. Bit Descriptions for SPT\_C6**

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C6_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 6 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x6	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C6_DRV	0 1	Serial Port Channel 6 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W



**SERIAL PORT ROUTING AND DRIVE ENABLE CHANNEL 7 REGISTER**

Address: 0x10, Reset: 0x71, Name: SPT\_C7



**Table 33. Bit Descriptions for SPT\_C7**

Bits	Bit Name	Settings	Description	Reset	Access
[7:4]	SPT_C7_SLOT	0 1 10 11 100 101 110 111 1000 1001 1010 1011 1100 1101 1110 1111	Serial Port Channel 7 Slot Selection. Slot 0. Slot 1. Slot 2. Slot 3. Slot 4. Slot 5. Slot 6. Slot 7. Slot 8. Slot 9. Slot 10. Slot 11. Slot 12. Slot 13. Slot 14. Slot 15.	0x7	R/W
[3:1]	RESERVED		Reserved.	0x0	R
0	SPT_C7_DRV	0 1	Serial Port Channel 7 Drive Select. This bit determines whether the associated channel is driven in its assigned slot or if it is in a high impedance state floating during the assigned slot. Not driven. Driving selected slot.	0x1	R/W

**OUTPUT PAD DRIVE STRENGTH CONTROLS REGISTER**

Address: 0x11, Reset: 0x2A, Name: DRIVE\_STRENGTH




Table 34. Bit Descriptions for DRIVE\_STRENGTH

Bits	Bit Name	Settings	Description	Reset	Access
[7:6]	RESERVED		Reserved.	0x0	R
[5:4]	SDATA_DS	0 2.5 mA, 3.3 V. 1 5 mA, 3.3 V. 10 10 mA, 3.3 V. 11 15 mA, 3.3 V.	SDATA Output Pad Drive Strength Control.	0x2	R/W
[3:2]	PDM_CLK1_DS	0 2.5 mA, 3.3 V. 1 5 mA, 3.3 V. 10 10 mA, 3.3 V. 11 15 mA, 3.3 V.	PDM_CLK1 Output Pad Drive Strength Control.	0x2	R/W
[1:0]	PDM_CLK0_DS	0 2.5 mA, 3.3 V. 1 5 mA, 3.3 V. 10 10 mA, 3.3 V. 11 15 mA, 3.3 V.	PDM_CLK0 Output Pad Drive Strength Control.	0x2	R/W

**SOFTWARE RESET REGISTER**

Address: 0x12, Reset: 0x00, Name: RESETS





Table 35. Bit Descriptions for RESETS

Bits	Bit Name	Settings	Description	Reset	Access
[7:2]	RESERVED		Reserved.	0x0	R
1	SOFT_FULL_RESET	0 Running. 1 In reset.	Software Reset Including Register Settings.	0x0	W
0	SOFT_RESET	0 Running. 1 In reset.	Software Reset Not Including Register Settings.	0x0	W

# OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6

Figure 27. 16-Lead Lead Frame Chip Scale Package [LFCSP]  
 3 mm x 3 mm Body and 0.75 mm Height  
 (CP-16-22)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Marking Code	Package Option
ADAU7118ACPZRL	-40°C to +85°C	16-Lead LFCSP, 13" Tape and Reel	Y70	CP-16-22
ADAU7118ACPZRL7	-40°C to +85°C	16-Lead LFCSP, 7" Tape and Reel	Y70	CP-16-22
EVAL-ADAU7118Z		Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D17230-0-8/19(A)



www.analog.com



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.