## 38 V 500 mA synchronous step-down switching regulator with $30 \mu \mathrm{~A}$ quiescent current <br> Datasheet - production data



## Features

- AECQ100 qualification
- 0.5 A DC output current
- 4 V to 38 V operating input voltage
- Low consumption mode or low noise mode
- $30 \mu \mathrm{~A}_{\mathrm{Q}}$ at light-load (LCM $\mathrm{V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$ )
- $8 \mu \mathrm{Al}_{\mathrm{Q} \text {-SHTDWN }}$
- Fixed output voltage ( 3.3 V and 5 V ) or adjustable from 0.85 V to $\mathrm{V}_{\mathrm{IN}}$
- Adjustable $\mathrm{f}_{\mathrm{SW}}(250 \mathrm{kHz}-2 \mathrm{MHz})$
- Embedded output voltage supervisor
- Synchronization
- Adjustable soft-start time
- Internal current limiting
- Overvoltage protection
- Output voltage sequencing
- Peak current mode architecture
- $R_{\text {DSON HS }}=360 \mathrm{~m} \Omega, R_{\text {DSON LS }}=150 \mathrm{~m} \Omega$
- Thermal shutdown


## Applications

- Designed for automotive systems
- Battery powered applications
- Car body applications (LCM)
- Car audio and low noise applications (LNM)


## Description

The A6985F automotive grade device is a stepdown monolithic switching regulator able to deliver up to 0.5 A DC. The output voltage adjustability ranges from 0.85 V to VIN. The $100 \%$ duty cycle capability and the wide input voltage range meet the cold crank and load dump specifications for automotive systems. The "Low Consumption Mode" (LCM) is designed for applications active during car parking, so it maximizes the efficiency at light-load with controlled output voltage ripple. The "Low Noise Mode" (LNM) makes the switching frequency constant and minimizes the output voltage ripple overload current range, meeting the low noise application specification like car audio. The output voltage supervisor manages the reset phase for any digital load ( $\mu \mathrm{C}, \mathrm{FPGA}$ ). The RST open collector output can also implement output voltage sequencing during the power-up phase. The synchronous rectification, designed for high efficiency at medium - heavy load, and the high switching frequency capability make the size of the application compact. Pulse by pulse current sensing on both power elements implements an effective constant current protection.

## Contents

1 Application schematic ..... 4
2 Pin settings ..... 5
2.1 Pin connection ..... 5
2.2 Pin description ..... 5
2.3 Maximum ratings ..... 6
2.4 Thermal data ..... 7
2.5 ESD protection ..... 7
3 Electrical characteristics ..... 8
4 Datasheet parameters over the temperature range ..... 13
5 Functional description ..... 14
5.1 Power supply and voltage reference ..... 15
Switchover feature ..... 15
5.2 Voltages monitor ..... 15
5.3 Soft-start and inhibit ..... 16
5.3.1 Ratiometric startup ..... 22
5.3.2 Output voltage sequencing ..... 24
5.4 Error amplifier ..... 24
5.5 Light-load operation ..... 25
5.5.1 Low noise mode (LNM) ..... 25
5.5.2 Low consumption mode (LCM) ..... 26
5.6 Switchover feature ..... 30
5.6.1 LCM ..... 30
5.6.2 LNM ..... 30
5.7 Overcurrent protection ..... 31
OCP and switchover feature ..... 34
5.8 Overvoltage protection ..... 36
5.9 Thermal shutdown ..... 37
$6 \quad$ Closing the loop ..... 38
6.1 $\quad \mathrm{G}_{\mathrm{CO}}(\mathrm{s})$ control to output transfer function ..... 38
6.2 Error amplifier compensation network ..... 40
6.3 Voltage divider ..... 41
6.3.1 Internal voltage divider ..... 41
6.3.2 External voltage divider ..... 41
6.4 Total loop gain ..... 42
6.5 Compensation network design ..... 44
7 Application notes ..... 45
7.1 Output voltage adjustment ..... 45
7.2 Switching frequency ..... 45
7.3 MLF pin ..... 46
7.4 Voltage supervisor ..... 46
7.5 Synchronization (LNM) ..... 47
7.6 Design of the power components ..... 52
7.6.1 Input capacitor selection ..... 52
7.6.2 Inductor selection ..... 53
7.6.3 Output capacitor selection ..... 54
8 Application board ..... 56
8.1 A6985F3V3 evaluation board ..... 59
8.2 A6985F5V evaluation board ..... 60
8.3 A6985F ( $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ ) evaluation board ..... 62
9 Efficiency curves ..... 64
10 EMC testing results ..... 68
11 Package information ..... 74
HTSSOP16 package information ..... 74
12 Order codes ..... 76
13 Revision history ..... 76
4

## 1 Application schematic

Figure 1. A6985F3V3 application schematic


## 2 Pin settings

### 2.1 Pin connection

Figure 2. Pin connection (top view)


### 2.2 Pin description

Table 1. Pin description

| No. | Pin | Description |
| :---: | :---: | :--- |
| 1 | RST | The RST open collector output is driven low when the output voltage is out of regulation. The RST <br> is released after an adjustable time DELAY once the output voltage is over the active delay <br> threshold. |
| 2 | VCC | Connect a ceramic capacitor ( $\geq$ 470 nF) to filter internal voltage reference. This pin supplies the <br> embedded analog circuitry. |
| 3 | SS/INH | An open collector stage can disable the device clamping this pin to GND (INH mode). An internal <br> current generator (2 $\mu$ A typ.) charges the external capacitor to implement the soft-start. |
| 4 | SYNCH/ <br> ISKP | The pin features Master / Slave synchronization in LNM (see Section 7.5 on page 47) and skip <br> current level selection in LCM (see Section 5.5.2 on page 26). |
| 5 | FSW | A pull up resistor (E24 series only) to VCC or pull down to GND selects the switching frequency. <br> Pinstrapping is active only before the soft-start phase to minimize the IC consumption. |
| 6 | MLF | A pull up resistor (E24 series only) to VCC or pull down to GND selects the low noise mode/low <br> consumption mode and the active RST threshold. Pinstrapping is active only before the soft-start <br> phase to minimize the IC consumption. |
| 7 | COMP | Output of the error amplifier. The designed compensation network is connected at this pin. |
| 8 | DELAY | An external capacitor connected at this pin sets the time DELAY to assert the rising edge of the <br> RST o.c. after the output voltage is over the reset threshold. If this pin is left floating, RST is like <br> a Power Good. |
| 9 | VOUT | Output voltage sensing <br> 10 |
| SGND | Signal GND |  |

Table 1. Pin description (continued)

| No. | Pin | Description |
| :---: | :---: | :--- |
| 11 | PGND | Power GND |
| 12 | PGND | Power GND |
| 13 | LX | Switching node |
| 14 | LX | Switching node |
| 15 | VIN | DC input voltage |
| 16 | V BIAS | Typically connected to the regulated output voltage. An external voltage reference can be used to <br> supply part of the analog circuitry to increase the efficiency at light-load. Connect to GND if not <br> used. |
| - | E. p. | Exposed pad must be connected to SGND, PGND. |

### 2.3 Maximum ratings

Stressing the device above the rating listed in Table 2: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute maximum ratings

| Symbol | Description | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | See Table 1 | -0.3 | 40 | V |
| DELAY |  | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| PGND |  | SGND-0.3 | SGND + 0.3 | V |
| SGND |  |  |  | V |
| $\mathrm{V}_{\mathrm{CC}}$ |  | -0.3 | $\left(V_{\text {IN }}+0.3\right)$ or (max. 4) | V |
| SS / $\overline{\mathrm{INH}}$ |  | -0.3 | $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| MLF |  | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| COMP |  | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| VOUT |  | -0.3 | 10 | V |
| FSW |  | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| SYNCH |  | -0.3 | $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{V}_{\text {BIAS }}$ |  | -0.3 | $\left(\mathrm{V}_{\mathrm{IN}}+0.3\right)$ or (max. 6) | V |
| RST |  | -0.3 | $\mathrm{V}_{\text {IN }}+0.3$ | V |
| LX |  | -0.3 | $\mathrm{V}_{\mathrm{IN}}+0.3$ | V |
| $\mathrm{T}_{J}$ | Operating temperature range | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead temperature (soldering 10 sec .) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{HS}}$, $\mathrm{I}_{\text {LS }}$ | High-side / low-side switch current |  | 2 | A |

### 2.4 Thermal data

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th JA }}$ | Thermal resistance junction ambient (device soldered on the <br> STMicroelectronics $^{\circledR}$ demonstration board) | 40 | C/W |

### 2.5 ESD protection

Table 4. ESD protection

| Symbol | Test condition | Value | Unit |
| :---: | :--- | :---: | :---: |
| ESD | HBM | MM | 2 |
|  | CDM | 200 | kV |
|  | V | 500 | V |

## 3 Electrical characteristics

$T_{J}=-40$ to $135^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise specified.
Table 5. Electrical characteristics

| Symbol | Parameter | Test condition | Note | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Operating input voltage range |  |  | 4 |  | 38 | V |
| $\mathrm{V}_{\text {INH }}$ | $\mathrm{V}_{\text {CC }}$ UVLO rising threshold |  |  | 2.7 |  | 3.5 |  |
| $\mathrm{V}_{\text {INL }}$ | $\mathrm{V}_{\text {CC }}$ UVLO falling threshold |  |  | 2.4 |  | 3.5 |  |
|  | Peak current limit | Duty cycle < 20\% |  | 0.8 |  |  | A |
| $\mathrm{l}_{\text {PK }}$ |  | Duty cycle $=100 \%$ closed loop operation |  | 0.65 |  |  |  |
| $\mathrm{IVY}_{V}$ | Valley current limit |  |  | 0.9 |  |  |  |
| $I_{\text {SKIP }}$ | Skip current limit | LCM, $\mathrm{V}_{\text {SYNCH }}=\mathrm{GND}$ | (1) | 0.15 | 0.35 | 0.5 |  |
|  |  | LCM, $\mathrm{V}_{\text {SYNCH }}=\mathrm{VCC}$ | (2) |  | 0.1 |  |  |
| $\mathrm{I}_{\text {VY_SNK }}$ | Reverse current limit | LNM or $\mathrm{V}_{\text {OUT }}$ overvoltage |  | 0.5 | 1 | 2 |  |
| $\mathrm{R}_{\text {DSON HS }}$ | High-side RDSON | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ |  |  | 0.36 | 0.72 | $\Omega$ |
| R DSON LS | Low-side RDSON | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ |  |  | 0.15 | 0.30 |  |
| $\mathrm{f}_{\text {SW }}$ | Selected switching frequency | FSW pinstrapping before SS |  | See Table 6: f fw selection |  |  |  |
| $\mathrm{I}_{\text {FSW }}$ | FSW biasing current | SS ended |  |  | 0 | 500 | nA |
| LCM/LNM | Low noise mode / <br> Low consumption mode selection | MLF pinstrapping before SS |  | See Table 7 on page 11,Table 8 on page 12, Table 9 on page 12 |  |  |  |
| $\mathrm{I}_{\text {MLF }}$ | MLF biasing current | SS ended |  |  | 0 | 500 | nA |
| D | Duty cycle |  | ${ }^{(2)}$ | 0 |  | 100 | \% |
| TON MIN | Minimum On time |  |  |  | 80 |  | ns |
| VCC regulator |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | LDO output voltage | $\mathrm{V}_{\text {BIAS }}=\mathrm{GND}$ (no switchover) |  | 2.9 | 3.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\text {BIAS }}=5 \mathrm{~V}$ (switchover) |  | 2.9 | 3.3 | 3.6 |  |
| SWO | $\mathrm{V}_{\text {BIAS }}$ threshold$\left(3 \mathrm{~V}<\mathrm{V}_{\mathrm{BIAS}}<5.5 \mathrm{~V}\right)$ | Switch internal supply from $V_{\text {IN }}$ to $V_{\text {BIAS }}$ |  | 2.85 |  | 3.2 |  |
|  |  | Switch internal supply from $\mathrm{V}_{\text {BIAS }}$ to $\mathrm{V}_{\mathrm{IN}}$ |  | 2.78 |  | 3.15 |  |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Note | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power consumption |  |  |  |  |  |  |  |
| ISHTDWN | Shutdown current from $\mathrm{V}_{\mathrm{IN}}$ | $V_{\text {SS/INH }}=\mathrm{GND}$ |  | 4 | 8 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q} \text { OPVIN }}$ | Quiescent current from $\mathrm{V}_{\mathrm{IN}}$ | $\begin{aligned} & \hline \text { LCM - SWO } \\ & \mathrm{V}_{\text {REF }}<\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{OVP}}(\mathrm{SLEEP}) \\ & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V} \end{aligned}$ | (3) | 4 | 10 | 15 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { LCM - NO SWO } \\ & \mathrm{V}_{\mathrm{REF}}<\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{OVP}}(\mathrm{SLEEP}) \\ & \mathrm{V}_{\mathrm{BIAS}}=\mathrm{GND} \end{aligned}$ | (3) | 35 | 70 | 120 |  |
|  |  | $\begin{aligned} & \text { LNM - SWO } \\ & \mathrm{V}_{\mathrm{FB}}=\mathrm{GND}(\mathrm{NO} \text { SLEEP }) \\ & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V} \end{aligned}$ |  | 0.5 | 1.5 | 5 | mA |
|  |  | $\begin{aligned} & \text { LNM - NO SWO } \\ & \mathrm{V}_{\mathrm{FB}}=\mathrm{GND}(\text { NO SLEEP }) \\ & \mathrm{V}_{\mathrm{BIAS}}=\mathrm{GND} \end{aligned}$ |  | 2 | 2.8 | 6 |  |
| $\mathrm{I}_{\mathrm{Q} \text { OPVBIAS }}$ | Quiescent current from $V_{\text {BIAS }}$ | $\begin{aligned} & \text { LCM - SWO } \\ & \mathrm{V}_{\mathrm{REF}}<\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{OVP}}(\mathrm{SLEEP}) \\ & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V} \end{aligned}$ | (3) | 25 | 50 | 115 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { LNM - SWO } \\ & \mathrm{V}_{\mathrm{FB}}=\mathrm{GND}(\mathrm{NO} \text { SLEEP }) \\ & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V} \end{aligned}$ |  | 0.5 | 1.2 | 5 | mA |
| Soft-start |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$ | VSS threshold | SS rising |  | 200 | 460 | 700 | mV |
| $V_{\text {INH HYST }}$ | VSS hysteresis |  |  |  | 100 | 140 |  |
| $\mathrm{I}_{\mathrm{SSCH}}$ | $\mathrm{C}_{\text {SS }}$ charging current | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {INH }} \text { OR } \\ & \mathrm{t}<\mathrm{T}_{\text {SS SETUP }} \mathrm{OR} \\ & \mathrm{~V}_{\mathrm{EA}+}>\mathrm{V}_{\mathrm{FB}} \end{aligned}$ | (2) |  | 1 |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{t}>\mathrm{T}_{\text {SS SETUP }} \text { AND } \\ & \mathrm{V}_{\mathrm{EA}+}<\mathrm{V}_{\mathrm{FB}} \end{aligned}$ | ${ }^{(2)}$ |  | 4 |  |  |
| $\mathrm{V}_{\text {SS START }}$ | Start of internal error amplifier ramp |  |  | 0.995 | 1.1 | 1.150 | V |
| $\mathrm{SS}_{\text {GAIN }}$ | SS/INH to internal error amplifier gain |  |  |  | 3 |  |  |
| Error amplifier |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Voltage feedback | 3.3 V (A6985F3V3) |  | 3.25 | 3.3 | 3.35 | V |
|  |  | 5 V (A6985F5V) |  | 4.925 | 5.0 | 5.075 |  |
|  |  | A6985F |  | 0.841 | 0.85 | 0.859 |  |
| Ivout | VOUT biasing current | 3.3 V (A6985F3V3) |  | 4 | 6 | 8.5 | $\mu \mathrm{A}$ |
|  |  | 5 V (A6985F5V) |  | 7.5 | 10 | 13.5 |  |
|  |  | A6985F |  |  | 50 | 500 | nA |

Table 5. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Note | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{V}$ | Error amplifier gain |  | ${ }^{(2)}$ |  | 100 |  | dB |
| $I_{\text {comp }}$ | EA output current capability |  |  | $\pm 6$ | $\pm 12$ | $\pm 25$ | $\mu \mathrm{A}$ |
|  |  |  | (4) | $\pm 4$ |  |  |  |
| Inner current loop |  |  |  |  |  |  |  |
| gcs | Current sense transconductance ( $\mathrm{V}_{\text {COMP }}$ to inductor current gain) | $\mathrm{I}_{\mathrm{PK}}=0.5 \mathrm{~A}$ | (2) |  | 1.67 |  | A/V |
| $\mathrm{V}_{\text {PP }} \cdot \mathrm{g}_{\text {CS }}$ | Slope compensation |  | (5) | 0.2 | 0.3 | 0.4 | A |
| Overvoltage protection |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OVP }}$ | Overvoltage trip ( $\mathrm{V}_{\text {OVP }} / \mathrm{V}_{\mathrm{REF}}$ ) |  |  | 1.15 | 1.2 | 1.25 |  |
| $\begin{aligned} & \mathrm{V}_{\text {OVP }} \\ & \text { HYST } \end{aligned}$ | Overvoltage hysteresis |  |  | 0.5 | 2 | 5 | \% |
| Synchronization (fan out: 6 slave devices typ.) |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SYN MIN }}$ | Synchronization frequency | LNM; $\mathrm{f}_{\text {SW }}=\mathrm{VCC}$ |  | 266.5 |  |  | kHz |
| $\mathrm{V}_{\text {SYN TH }}$ | SYNCH input threshold | LNM, SYNCH rising |  | 0.70 |  | 1.2 | V |
| $\mathrm{I}_{\text {SYN }}$ | SYNCH pulldown current | LNM, $\mathrm{V}_{\text {SYN }}=1.2 \mathrm{~V}$ |  |  | 0.7 |  | mA |
| $\mathrm{V}_{\text {SYN OUT }}$ | High level output | LNM, 5 mA sinking load |  | 1.40 |  |  | V |
|  | Low level output | LNM, 0.7 mA sourcing load |  |  |  | 0.6 |  |
| Reset |  |  |  |  |  |  |  |
| $V_{\text {THR }}$ | Selected RST threshold | MLF pinstrapping before SS |  | See Table 7, Table 8, Table 9 |  |  |  |
| $\mathrm{V}_{\text {THR HYST }}$ | RST hysteresis |  | (2) |  | 2 |  | \% |
| $\mathrm{V}_{\mathrm{RST}}$ | RST open collector output | $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{INH}} \text { AND } \mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{TH}}$ <br> 4 mA sinking load |  |  |  | 0.4 | V |
|  |  | $2<V_{\text {IN }}<V_{\text {INH }}$ <br> 4 mA sinking load |  |  |  | 0.8 |  |
| Delay |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {THD }}$ | RST open collector released as soon as $V_{\text {DELAY }}>\mathrm{V}_{\text {THD }}$ | $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\text {THR }}$ |  | 1.19 | 1.234 | 1.258 | V |
| $\mathrm{I}_{\mathrm{DCH}}$ | $\mathrm{C}_{\text {DELAY }}$ charging current | $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\text {THR }}$ |  | 1 | 2 | 3 | $\mu \mathrm{A}$ |
| Thermal shutdown |  |  |  |  |  |  |  |
| TSHDWN | Thermal shutdown temperature |  | (2) |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{HYS}}$ | Thermal shutdown hysteresis |  | (2) |  | 30 |  |  |

1. Parameter tested in static condition during testing phase. Parameter value may change over dynamic application condition.
2. Not tested in production.
3. LCM enables SLEEP mode at light-load.
4. $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$.
5. Measured at $\mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz}$.
$\mathrm{T}_{\mathrm{J}}=-40$ to $135^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise specified.
Table 6. $\mathrm{f}_{\mathrm{SW}}$ selection

| Symbol | $\mathrm{R}_{\mathrm{Vcc}}$ (E24 series) | $\mathrm{R}_{\text {GND }}$ (E24 series) | Tj | $\mathrm{f}_{\text {SW }} \mathrm{min}$. | $\mathrm{f}_{\text {SW }}$ typ. | $\mathrm{f}_{\text {SW }}$ max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SW }}$ | $0 \Omega$ | NC |  | 225 | 250 | 275 | kHz |
|  | $1.8 \mathrm{k} \Omega$ | NC | (1) |  | 285 |  |  |
|  | $3.3 \mathrm{k} \Omega$ | NC |  |  | 330 |  |  |
|  | $5.6 \mathrm{k} \Omega$ | NC |  |  | 380 |  |  |
|  | $10 \mathrm{k} \Omega$ | NC |  |  | 435 |  |  |
|  | NC | $0 \Omega$ |  | 450 | 500 | 550 |  |
|  | $18 \mathrm{k} \Omega$ | NC | (1) |  | 575 |  |  |
|  | $33 \mathrm{k} \Omega$ | NC |  |  | 660 |  |  |
|  | $56 \mathrm{k} \Omega$ | NC |  |  | 755 |  |  |
|  | NC | $1.8 \mathrm{k} \Omega$ |  |  | 870 |  |  |
|  | NC | $3.3 \mathrm{k} \Omega$ |  | 900 | 1000 | 1100 |  |
|  | NC | $5.6 \mathrm{k} \Omega$ | (1) |  | 1150 |  |  |
|  | NC | $10 \mathrm{k} \Omega$ |  |  | 1310 |  |  |
|  | NC | $18 \mathrm{k} \Omega$ |  |  | 1500 |  |  |
|  | NC | $33 \mathrm{k} \Omega$ |  | 1575 | 1750 | 1925 |  |
|  | NC | $56 \mathrm{k} \Omega$ |  | 1800 | 2000 | 2200 |  |

1. Not tested in production.
$\mathrm{T}_{\mathrm{J}}=-40$ to $135^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise specified.
Table 7. LNM / LCM selection (A6985F3V3)

| Symbol | $\begin{gathered} \mathrm{R}_{\mathrm{Vcc}} \\ \text { (E24 1\%) } \end{gathered}$ | $\begin{gathered} \mathrm{R}_{\mathrm{GND}} \\ (\mathrm{E} 241 \%) \end{gathered}$ | Operating mode | $\mathrm{V}_{\text {RST }} / \mathrm{V}_{\text {OUT }}$ (tgt. value) | $V_{\text {RST }}$ <br> min. | $\begin{aligned} & \mathrm{V}_{\mathrm{RST}} \\ & \text { typ. } \end{aligned}$ | $V_{\text {RST }}$ max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{RST}}$ | $0 \Omega$ | NC | LCM | 93\% | 3.008 | 3.069 | 3.130 | V |
|  | $8.2 \mathrm{k} \Omega$ | NC |  | 80\% | 2.587 | 2.640 | 2.693 |  |
|  | $18 \mathrm{k} \Omega$ | NC |  | 87\% | 2.814 | 2.871 | 2.928 |  |
|  | $39 \mathrm{k} \Omega$ | NC |  | 96\% | 3.105 | 3.168 | 3.231 |  |
|  | NC | $0 \Omega$ | LNM | 93\% | 3.008 | 3.069 | 3.130 |  |
|  | NC | $8.2 \mathrm{k} \Omega$ |  | 80\% | 2.587 | 2.640 | 2.693 |  |
|  | NC | $18 \mathrm{k} \Omega$ |  | 87\% | 2.814 | 2.871 | 2.928 |  |
|  | NC | $39 \mathrm{k} \Omega$ |  | 96\% | 3.105 | 3.168 | 3.231 |  |

$\mathrm{T}_{\mathrm{J}}=-40$ to $135^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise specified.
Table 8. LNM / LCM selection (A6985F5V)

| Symbol | $\begin{gathered} \mathrm{R}_{\mathrm{Vcc}} \\ \text { (E24 1\%) } \end{gathered}$ | $\begin{gathered} \mathrm{R}_{\mathrm{GND}} \\ \text { (E24 1\%) } \end{gathered}$ | Operating mode | $\mathrm{V}_{\text {RST }} / \mathrm{V}_{\text {OUT }}$ (tgt. value) | $\mathrm{V}_{\mathrm{RST}}$ <br> min. | $\begin{aligned} & \mathrm{V}_{\mathrm{RST}} \\ & \text { typ. } \end{aligned}$ | $\mathrm{V}_{\text {RST }}$ max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RST }}$ | $0 \Omega$ | NC | LCM | 93\% | 4.557 | 4.650 | 4.743 | V |
|  | $8.2 \mathrm{k} \Omega$ | NC |  | 80\% | 3.920 | 4.000 | 4.080 |  |
|  | $18 \mathrm{k} \Omega$ | NC |  | 87\% | 4.263 | 4.350 | 4.437 |  |
|  | $39 \mathrm{k} \Omega$ | NC |  | 96\% | 4.704 | 4.800 | 4.896 |  |
|  | NC | $0 \Omega$ | LNM | 93\% | 4.557 | 4.650 | 4.743 |  |
|  | NC | $8.2 \mathrm{k} \Omega$ |  | 80\% | 3.920 | 4.000 | 4.080 |  |
|  | NC | $18 \mathrm{k} \Omega$ |  | 87\% | 4.263 | 4.350 | 4.437 |  |
|  | NC | $39 \mathrm{k} \Omega$ |  | 96\% | 4.704 | 4.800 | 4.896 |  |

$\mathrm{T}_{\mathrm{J}}=-40$ to $135^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise specified.
Table 9. LNM / LCM selection table (A6985F)

| Symbol | $\begin{gathered} \mathrm{R}_{\mathrm{VCc}} \\ \text { (E24 1\%) } \end{gathered}$ | $\begin{gathered} \mathrm{R}_{\mathrm{GND}} \\ \text { (E24 1\%) } \end{gathered}$ | Operating mode | $\mathrm{V}_{\mathrm{RST}} / \mathrm{V}_{\text {OUT }}$ (tgt. value) | $\begin{aligned} & \mathrm{V}_{\mathrm{RST}} \\ & \text { min. } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{RST}} \\ & \text { typ. } \end{aligned}$ | $\mathrm{V}_{\mathrm{RST}}$ <br> max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{RST}}$ | $0 \Omega$ | NC | LCM | 93\% | 0.779 | 0.791 | 0.802 | V |
|  | $8.2 \mathrm{k} \Omega$ | NC |  | 80\% | 0.670 | 0.680 | 0.690 |  |
|  | $18 \mathrm{k} \Omega$ | NC |  | 87\% | 0.728 | 0.740 | 0.751 |  |
|  | $39 \mathrm{k} \Omega$ | NC |  | 96\% | 0.804 | 0.816 | 0.828 |  |
|  | NC | $0 \Omega$ | LNM | 93\% | 0.779 | 0.791 | 0.802 |  |
|  | NC | $8.2 \mathrm{k} \Omega$ |  | 80\% | 0.670 | 0.680 | 0.690 |  |
|  | NC | $18 \mathrm{k} \Omega$ |  | 87\% | 0.728 | 0.740 | 0.751 |  |
|  | NC | $39 \mathrm{k} \Omega$ |  | 96\% | 0.804 | 0.816 | 0.828 |  |

## 4 Datasheet parameters over the temperature range

The 100\% of the population in the production flow is tested at three different ambient temperatures $\left(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+135{ }^{\circ} \mathrm{C}\right)$ to guarantee the datasheet parameters inside the junction temperature range ( $-40^{\circ} \mathrm{C},+135^{\circ} \mathrm{C}$ ).

The device operation is guaranteed when the junction temperature is inside the $\left(-40^{\circ} \mathrm{C}\right.$, $+150{ }^{\circ} \mathrm{C}$ ) temperature range. The designer can estimate the silicon temperature increase respect to the ambient temperature evaluating the internal power losses generated during the device operation.

However the embedded thermal protection disables the switching activity to protect the device in case the junction temperature reaches the $\mathrm{T}_{\text {SHTDWN }}\left(+165{ }^{\circ} \mathrm{C}\right.$ typ.) temperature.

All the datasheet parameters can be guaranteed to a maximum junction temperature of $+135{ }^{\circ} \mathrm{C}$ to avoid triggering the thermal shutdown protection during the testing phase because of self-heating

## 5 Functional description

The A6985F device is based on a "peak current mode", constant frequency control. As a consequence, the intersection between the error amplifier output and the sensed inductor current generates the PWM control signal to drive the power switch.

The device features LNM (low noise mode) that is forced PWM control, or LCM (low consumption mode) to increase the efficiency at light-load.

The main internal blocks shown in the block diagram in Figure 3 are:

- Embedded power elements. Thanks to the P-channel MOSFET as high-side switch the device features low dropout operation
- A fully integrated sawtooth oscillator with adjustable frequency
- A transconductance error amplifier
- An internal feedback divider GDIV INT
- The high-side current sense amplifier to sense the inductor current
- A "Pulse Width Modulator" (PWM) comparator and the driving circuitry of the embedded power elements
- The soft-start blocks to ramp the error amplifier reference voltage and so decreases the inrush current at power-up. The SS/INH pin inhibits the device when driven low.
- The switchover capability of the internal regulator to supply a portion of the quiescent current when the $\mathrm{V}_{\text {BIAS }}$ pin is connected to an external output voltage
- The synchronization circuitry to manage master / slave operation and the synchronization to an external clock
- The current limitation circuit to implement the constant current protection, sensing pulse by pulse high-side / low-side switch current. In case of heavy short-circuit the current protection is fold back to decrease the stress of the external components
- A circuit to implement the thermal protection function
- The OVP circuitry to discharge the output capacitor in case of overvoltage event
- MLF pin strapping sets the LNM/LCM mode and the thresholds of the RST comparator
- FSW pinstrapping sets the switching frequency
- The RST open collector output

Figure 3. Internal block diagram


### 5.1 Power supply and voltage reference

The internal regulator block consists of a start-up circuit, the voltage pre-regulator that provides current to all the blocks and the bandgap voltage reference. The starter supplies the startup current when the input voltage goes high and the device is enabled (SS/INH pin over the inhibits threshold).
The pre-regulator block supplies the bandgap cell and the rest of the circuitry with a regulated voltage that has a very low supply voltage noise sensitivity.

## Switchover feature

The switchover scheme of the pre-regulator block features to derive the main contribution of the supply current for the internal circuitry from an external voltage ( $3 \mathrm{~V}<\mathrm{V}_{\text {BIAS }}<5.5 \mathrm{~V}$ is typically connected to the regulated output voltage). This helps to decrease the equivalent quiescent current seen at $\mathrm{V}_{\mathrm{IN}}$. (please refer to Section 5.6: Switchover feature on page 30).

### 5.2 Voltages monitor

An internal block continuously senses the $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{BIAS}}$ and $\mathrm{V}_{\mathrm{BG}}$. If the monitored voltages are good, the regulator starts operating. There is also a hysteresis on the $\mathrm{V}_{\mathrm{CC}}$ (UVLO).

Figure 4. Internal circuit


### 5.3 Soft-start and inhibit

The soft-start and inhibit features are multiplexed on the same pin. An internal current source charges the external soft-start capacitor to implement a voltage ramp on the SS/INH pin. The device is inhibited as long as the SS/INH pin voltage is lower than the $\mathrm{V}_{\text {INH }}$ threshold and the soft-start takes place when SS/INH pin crosses $V_{\text {SS START. }}$. (See Figure 5).

The internal current generator sources $1 \mu \mathrm{~A}$ typ. current when the voltage of the VCC pin crosses the UVLO threshold. The current increases to $4 \mu \mathrm{~A}$ typ. as soon as the SS/INH voltage is higher than the $\mathrm{V}_{\mathrm{INH}}$ threshold. This feature helps to decrease the current consumption in inhibit mode. An external open collector can be used to set the inhibit operation clamping the SS/INH voltage below $\mathrm{V}_{\text {INH }}$ threshold.

The startup feature minimizes the inrush current and decreases the stress of the power components during the power-up phase. The ramp implemented on the reference of the error amplifier has a gain three times higher ( $\mathrm{SS}_{\mathrm{GAIN}}$ ) than the external ramp present at SS/INH pin.

Figure 5. Soft-start phase


The $\mathrm{C}_{S S}$ is dimensioned accordingly with Equation 1:
Equation 1

$$
C_{S S}=S S_{G A I N} \cdot \frac{I_{S S C H} \bullet T_{S S}}{V_{F B}}=3 \cdot \frac{4 \mu \mathrm{~A} \bullet \mathrm{~T}_{\mathrm{SS}}}{0.85 \mathrm{~V}}
$$

where $T_{S S}$ is the soft-start time, $I_{S S}$ CH the charging current and $V_{F B}$ the reference of the error amplifier.

The soft-start block supports the precharged output capacitor.

Figure 6. Soft-start phase with precharged $\mathrm{C}_{\text {OUT }}$


During normal operation a new soft-start cycle takes place in case of:

- Thermal shutdown event
- UVLO event
- The device is driven in $\overline{\mathrm{NH}}$ mode

The soft-start capacitor is discharged with a 0.6 mA typ. current capability for 1 msec time max. For complete and proper capacitor discharge in case of fault condition, a maximum $C_{S S}=67 \mathrm{nF}$ value is suggested.

The application example in Figure 7 shows how to enable the A6985F and perform the softstart phase driven by an external voltage step, for example the signal from the ignition switch in automotive applications.

Figure 7. Enable the device with external voltage step


The maximum capacitor value has to be limited to guarantee the device can discharge it in case of thermal shutdown and UVLO events (see Section 5.3.1), so restart the switching activity ramping the error amplifier reference voltage.

## Equation 2

$$
\mathrm{C}_{\mathrm{SS}}<\frac{-1 \mathrm{msec}}{\mathrm{R}_{\mathrm{SS} \_\mathrm{EQ}} \cdot \ln \left(1-\frac{\mathrm{V}_{\mathrm{SS}_{2} \mathrm{FINAL}}-0.9 \mathrm{~V}}{600 \mu \mathrm{~A}-\mathrm{R}_{\mathrm{SS} \_\mathrm{EQ}}}\right)}
$$

where:

## Equation 3

$$
R_{S_{-} E Q}=\frac{R_{U P} \cdot R_{\text {DWN }}}{R_{U P}+R_{\text {DWN }}} \quad V_{\text {SS_FINAL }}=\left(V_{S T E P}-V_{\text {DIODE }}\right) \cdot \frac{R_{\text {DWN }}}{R_{U P}+R_{D W N}}
$$

The optional diode prevents to disable the device if the external source drops to ground.
$R_{U P}$ value is selected in order to make the capacitor charge at first approximation independent from the internal current generator ( $4 \mu \mathrm{~A}$ typ. current capability, see Table 5 on page 8), so:

## Equation 4

$$
\frac{\mathrm{V}_{\text {STEP }}-\mathrm{V}_{\text {DIODE }}-\mathrm{V}_{\text {SSEND }}}{R_{\mathrm{UP}}} \geqslant \mathrm{I}_{\text {SS CHARGE }} \equiv 4 \mu \mathrm{~A}
$$

where:

## Equation 5

$$
\mathrm{V}_{\mathrm{SS} \text { END }}=\mathrm{V}_{\mathrm{SS} \mathrm{START}}+\frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{SS}_{\mathrm{GAIN}}}
$$

represents the SS/INH voltage correspondent to the end of the ramp on the error amplifier (see Figure 5); refer to Table 5 for $\mathrm{V}_{\mathrm{SS}}$ START, $\mathrm{V}_{\mathrm{FB}}$ and $\mathrm{SS}_{\mathrm{GAIN}}$ parameters.

As a consequence the voltage across the soft-start capacitor can be written as:

## Equation 6

$$
v_{S S}(t)=V_{S S \_F I N A L} \cdot \frac{1}{1-e^{-\frac{t}{C_{S S} \cdot R_{S S \_E Q}}}}
$$

$\mathrm{R}_{\text {SS_DOWN }}$ is selected to guarantee the device stays in inhibit mode when the internal generator sources $1 \mu A$ typ. out of the $S S / I N H$ pin and $V_{\text {STEP }}$ is not present:

## Equation 7

$$
\mathrm{R}_{\mathrm{DWN}} \cdot \mathrm{I}_{\mathrm{SS} \text { INHIBIT }} \equiv \mathrm{R}_{\mathrm{DWN}} \cdot 1 \mu \mathrm{~A} « \mathrm{~V}_{\text {INH }} \equiv 200 \mathrm{mV}
$$

so:
Equation 8

$$
\mathrm{R}_{\mathrm{DWN}}<100 \mathrm{k} \Omega
$$

$R_{\text {UP }}$ and $R_{\text {DWN }}$ are selected to guarantee:

## Equation 9

$$
\mathrm{V}_{\text {SS_FINAL }} \cong 2 \mathrm{~V}>\mathrm{V}_{\text {SS_END }}
$$

The time to ramp the internal voltage reference can be calculated from Equation 10:

## Equation 10

$$
T_{S S}=C_{S S} \cdot R_{S S \_E Q} \cdot \ln \left(\frac{V_{S S \_F I N A L}-V_{S S ~ S T A R T}}{V_{S S-F I N A L}-V_{S S E N D}}\right)
$$

that is the equivalent soft-start time to ramp the output voltage.
Figure 8 shows the soft-start phase with the following component selection: $R_{U P}=180 \mathrm{k} \Omega$, $R_{D W N}=33 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{SS}}=200 \mathrm{nF}$, the 1 N 4148 is a small signal diode and $\mathrm{V}_{\mathrm{STEP}}=13 \mathrm{~V}$.

Figure 8. External soft-start network $\mathbf{V}_{\text {STEP }}$ driven


The circuit in Figure 7 introduces a time delay between $\mathrm{V}_{\text {STEP }}$ and the switching activity that can be calculated as:

## Equation 11

$$
T_{S S \text { DELAY }}=C_{S S} \cdot R_{S S \_E Q} \cdot \ln \left(\frac{V_{S S \_F I N A L}}{V_{S S \_F I N A L}-V_{S S} \text { START }}\right)
$$

Figure 9 shows how the device discharges the soft-start capacitor after an UVLO or thermal shutdown event in order to restart the switching activity ramping the error amplifier reference voltage.

Figure 9. External soft-start after UVLO or thermal shutdown


### 5.3.1 Ratiometric startup

The ratiometric startup is implemented sharing the same soft-start capacitor for a set of the A6985F devices

Figure 10. Ratiometric startup


As a consequence all the internal current generators charge in parallel the external capacitor. The capacitor value is dimensioned accordingly with Equation 12:

Equation 12

$$
\mathrm{C}_{\mathrm{SS}}=\mathrm{n}_{\mathrm{A} 6985 \mathrm{~F}} \bullet \mathrm{SS}_{\mathrm{GAIN}} \bullet \frac{\mathrm{I}_{\mathrm{SSCH}} \bullet \mathrm{~T}_{\mathrm{SS}}}{\mathrm{~V}_{\mathrm{FB}}}=\mathrm{n}_{\mathrm{A} 6985 \mathrm{~F}} \cdot 3 \cdot \frac{4 \mu \mathrm{~A} \bullet \mathrm{~T}_{\mathrm{SS}}}{0.85 \mathrm{~V}}
$$

where $\mathrm{n}_{\text {A6985F }}$ represents the number of devices connected in parallel.
For better tracking of the different output voltages the synchronization of the set of regulators is suggested.

Figure 11. Ratiometric startup operation


### 5.3.2 Output voltage sequencing

The A6985F device implements sequencing connecting the RST pin of the master device to the SS/INH of the slave. The slave is inhibited as long as the master output voltage is outside regulation so implementing the sequencing (see Figure 12).

Figure 12. Output voltage sequencing


High flexibility is achieved thanks to the programmable RST thresholds (see Table 7 on page 11, Table 8 and Table 9 on page 12) and programmable delay time. To minimize the component count the DELAY pin capacitor can be also omitted so the pin works as a normal Power Good.

### 5.4 Error amplifier

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non inverting input is connected to the internal voltage reference ( 0.85 V ), while the inverting input (FB) is connected to the external divider or directly to the output voltage.

Table 10. Uncompensated error amplifier characteristics

| Description | Values |
| :---: | :---: |
| Transconductance | $155 \mu \mathrm{~S}$ |
| Low frequency gain | 100 dB |

The error amplifier output is compared with the inductor current sense information to perform PWM control. The error amplifier also determines the burst operation at light-load when the LCM is active.

### 5.5 Light-load operation

The MLF pinstrapping during the power-up phase determines the light-load operation (refer to Table 7 on page 11, Table 8 and Table 9 on page 12).

### 5.5.1 Low noise mode (LNM)

The low noise mode implements a forced PWM operation over the different loading conditions. The LNM features a constant switching frequency to minimize the noise in the final application and a constant voltage ripple at fixed $\mathrm{V}_{\mathrm{IN}}$. The regulator in steady loading condition never skip pulses and it operates in continuous conduction mode (CCM) over the different loading conditions.

Figure 13. Low noise mode operation


Typical applications for the LNM operation are car audio, sensors.

### 5.5.2 Low consumption mode (LCM)

The low consumption mode maximizes the efficiency at light-load. The regulator prevents the switching activity whenever the switch peak current request is lower than the I ${ }_{\text {SKIP }}$ threshold ( 350 mA typical). As a consequence the A6985F device works in bursts and it minimizes the quiescent current request in the meantime between the switching operation. In LCM operation, the pin SYNCH/ISKIP level dynamically defines the $I_{\text {SKIP }}$ current threshold (see Table 11).

Table 11. I ${ }_{\text {SKIP }}$ current level

| SYNCH / ISKIP (pin 4) | $\mathbf{I}_{\text {SKIP }}$ current threshold |
| :---: | :---: |
| LOW | ISKIP $_{H}=0.35$ A typical |
| HIGH | ISKIP $_{\mathrm{L}}=0.1$ A typical |

The ISKIP programmability helps to optimize the performance in terms of the output voltage ripple or efficiency at the light-load, that are parameters which disagree each other by definition.

A lower skip current level minimizes the voltage ripple but increases the switching activity (time between bursts gets closer) since less energy per burst is transfered to the output voltage at the given load. On the other side, a higher skip level reduces the switching activity and improves the efficiency at the light-load but worsen the voltage ripple.
No difference in terms of the voltage ripple and conversion efficiency for the medium and high load current level, that is when the device operates in the discontinuous or continuous mode (DCM vs. CCM).

Figure 14 and Figure 15 report the efficiency measurements to highlight the ISKIP $_{\mathrm{H}}$ and ISKIP $_{\mathrm{L}}$ efficiency gap at the light-load also in comparison with the LNM operation. The same efficiency at the medium / high load is confirmed at different ISKIP levels.

Figure 14. Light-load efficiency comparison at different ISKIP - linear scale


Figure 15. Light-load efficiency comparison at different $I_{\text {SKIP }}$ - log scale


Figure 16 and Figure 17 show the LCM operation at the different ISKIP level.
Figure 16 shows the ISKIP $_{\mathrm{H}}=350 \mathrm{~mA}$ typ. and so 34 mV output voltage ripple.
Figure 17 shows the $I_{S K I P}^{L}=100 \mathrm{~mA}$ typ. and so 13 mV output voltage ripple.
Figure 16. LCM operation with $\mathrm{ISKIP}_{\mathrm{H}}=\mathbf{3 5 0} \mathbf{~ m A}$ typ. at zero load


Figure 17. LCM operation with $\operatorname{ISKIP}_{H}=100 \mathrm{~mA}$ typ. at zero load


The LCM operation satisfies the requirements of the unswitched car body applications (KL30). These applications are directly connected to the battery and are operating when the engine is disabled. The typical load when the car is parked is represented by a CAN transceiver and a microcontroller in sleep mode (total load is around $20-30 \mu \mathrm{~A}$ ). As soon as the transceiver recognizes a valid word in the bus, it awakes the $\mu \mathrm{C}$ and the rest of the application.

The typical input current request of the module when the car is parked is $100 \mu \mathrm{~A}$ typ. to prevent the battery discharge over the parking time. In order to minimize the regulator quiescent current request from the input voltage, the $\mathrm{V}_{\text {BIAS }}$ pin can be connected to an external voltage source in the range $3 \mathrm{~V}<\mathrm{V}_{\mathrm{BIAS}}<5.5 \mathrm{~V}$ (see Section 5.1: Power supply and voltage reference on page 15).
Given the energy stored in the inductor during a burst, the voltage ripple depends on the capacitor value:

Equation 13

$$
\mathrm{V}_{\text {OUT RIPPLE }}=\frac{\Delta \mathrm{Q}_{\mathrm{IL}}}{\mathrm{C}_{\text {OUT }}}=\frac{\int_{0}^{T_{\text {BURST }}}\left(\mathrm{i}_{\mathrm{L}}(\mathrm{t}) \cdot \mathrm{dt}\right)}{\mathrm{C}_{\mathrm{OUT}}}
$$

Figure 18. LCM operation over loading condition (part 1)


Figure 19. LCM operation over loading condition (part 2)


Figure 20. The regulator works in CCM


### 5.6 Switchover feature

The switchover maximizes the efficiency at light-load that is crucial for LCM applications.

### 5.6.1 LCM

The LCM operation satisfies the high efficiency requirements of the battery powered applications. In order to minimize the regulator quiescent current request from the input voltage, the $\mathrm{V}_{\text {BIAS }}$ pin can be connected to an external voltage source in the range $3 \mathrm{~V}<\mathrm{V}_{\mathrm{BIAS}}<5.5 \mathrm{~V}$ (see Section 5.1: Power supply and voltage reference on page 15).

In case the $\mathrm{V}_{\text {BIAS }}$ pin is connected to the regulated output voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$, the total current drawn from the input voltage can be calculated as:

## Equation 14

$$
I_{\text {QVIN }}=I_{\text {QOPVIN }}+\frac{1}{\eta_{\mathrm{A} 6985 \mathrm{~F}}} \cdot \frac{\mathrm{~V}_{\mathrm{BIAS}}}{V_{\mathrm{IN}}} \cdot \mathrm{I}_{\mathrm{QOPVBIAS}}
$$

where $I_{Q O P \text { VIN }}, I_{Q ~ O P ~ V B I A S ~}$ are defined in Table 5: Electrical characteristics on page 8 and $\eta_{\text {A6985F }}$ is the efficiency of the conversion in the working point.

### 5.6.2 LNM

Equation 14 is also valid when the device works in LNM and it can increase the efficiency at medium load since the regulator always operates in continuous conduction mode.

### 5.7 Overcurrent protection

The current protection circuitry features a constant current protection, so the device limits the maximum peak current (see Table 5: Electrical characteristics on page 8) in overcurrent condition.

The A6985F device implements a pulse by pulse current sensing on both power elements (high-side and low-side switches) for effective current protection over the duty cycle range. The high-side current sensing is called "peak" the low-side sensing "valley".

The internal noise generated during the switching activity makes the current sensing circuitry ineffective for a minimum conduction time of the power element. This time is called "masking time" because the information from the analog circuitry is masked by the logic to prevent an erroneous detection of the overcurrent event. As a consequence, the peak current protection is disabled for a masking time after the high-side switch is turned on, the valley for a masking time after the low-side switch is turned on. In other words, the peak current protection can be ineffective at extremely low duty cycles, the valley current protection at extremely high duty cycles.

The A6985F device assures an effective overcurrent protection sensing the current flowing in both power elements. In case one of the two current sensing circuitry is ineffective because of the masking time, the device is protected sensing the current on the opposite switch. Thus, the combination of the "peak" and "valley" current limits assure the effectiveness of the overcurrent protection even in extreme duty cycle conditions.

The valley current threshold is designed higher than the peak to guarantee a proper operation. In case the current diverges because of the high-side masking time, the low-side power element is turned on until the switch current level drops below the valley current sense threshold. The low-side operation is able to prevent the high-side turn on, so the device can skip pulses decreasing the swathing frequency.

Figure 21. Valley current sense operation in overcurrent condition


Figure 21 shows the switching frequency reduction during the valley current sense operation in case of extremely low duty cycle $\left(\mathrm{V}_{\mathrm{IN}}=38 \mathrm{~V}\right.$, $\mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$ short-circuit condition).

In a worst case scenario (like Figure 21) of the overcurrent protection the switch current is limited to:

## Equation 15

$$
\mathrm{I}_{\mathrm{MAX}}=\mathrm{I}_{\mathrm{VALLEYTH}}+\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{MASKHS}}
$$

where $I_{\text {VALLEY_TH }}$ is the current threshold of the valley sensing circuitry (see Table 5 : Electrical characteristics on page 8) and $T_{\text {MASK_HS }}$ is the masking time of the high-side switch 100 nsec. typ.).

In most of the overcurrent conditions the conduction time of the high-side switch is higher than the masking time and so the peak current protection limits the switch current.

## Equation 16

$$
I_{\text {MAX }}=I_{\text {PEAK_TH }}
$$

Figure 22. Peak current sense operation in overcurrent condition


The DC current flowing in the load in overcurrent condition is:
Equation 17

$$
\mathrm{I}_{\mathrm{DCOC}}\left(\mathrm{~V}_{\mathrm{OUT}}\right)=\mathrm{I}_{\mathrm{MAX}}-\frac{\mathrm{I}_{\mathrm{RIPPLE}}\left(\mathrm{~V}_{\mathrm{OUT}}\right)}{2}=\mathrm{I}_{\mathrm{MAX}}-\left(\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{2 \bullet \mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{ON}}\right)
$$

## OCP and switchover feature

Output capacitor discharging the current flowing to ground during heavy short-circuit events is only limited by parasitic elements like the output capacitor ESR and short-circuit impedance.

Due to parasitic inductance of the short-circuit impedance, negative output voltage oscillations can be generated with huge discharging current levels (see Figure 23).

Figure 23. Output voltage oscillations during heavy short-circuit


Figure 24. Zoomed waveform


The $\mathrm{V}_{\text {BIAS }}$ pin absolute maximum ratings (see Table 2: Absolute maximum ratings on page 6) must be satisfied over the different dynamic conditions.
If $\mathrm{V}_{\text {BIAS }}$ is connected to GND there are no issues (see Figure 23 and Figure 24).
A small resistor value (few $\Omega$ ) in series with the $V_{\text {BIAS }}$ can help to limit the pin negative voltage (see Figure 25) during heavy short-circuit events if it is connected to the regulated output voltage.

Figure 25. $\mathrm{V}_{\text {BIAS }}$ in heavy short-circuit event


### 5.8 Overvoltage protection

The overvoltage protection monitors the FB pin and enables the low-side MOSFET to discharge the output capacitor if the output voltage is $20 \%$ over the nominal value.

This is a second level protection and should never be triggered in normal operating conditions if the system is properly dimensioned. In other words, the selection of the external power components and the dynamic performance determined by the compensation network should guarantee an output voltage regulation within the overvoltage threshold even during the worst case scenario in term of load transitions.

The protection is reliable and also able to operate even during normal load transitions for a system whose dynamic performance is not in line with the load dynamic request. As a consequence the output voltage regulation would be affected.

Figure 26 shows the overvoltage operation during a negative steep load transient for a system designed with huge inductor value and small output capacitor. The inductor value limits the switch current slew rate and the extra charge flowing into the small capacitor value generates an overvoltage event. This can be considered as an example for a system with dynamic performance not in line with the load request.

The A6985F device implements a 1 A typ. negative current limitation to limit the maximum reversed switch current during the overvoltage operation.

Figure 26. Overvoltage operation


### 5.9 Thermal shutdown

The shutdown block disables the switching activity if the junction temperature is higher than a fixed internal threshold ( $165^{\circ} \mathrm{C}$ typical). The thermal sensing element is close to the power elements, ensuring fast and accurate temperature detection. A hysteresis of approximately $30^{\circ} \mathrm{C}$ prevents the device from turning ON and OFF continuously. When the thermal protection runs away a new soft-start cycle will take place.

## 6 Closing the loop

Figure 27. Block diagram of the loop


## 6.1 $\mathbf{G}_{\mathbf{c o}}(\mathbf{s})$ control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as:

## Equation 18

$$
\mathrm{G}_{\mathrm{CO}(\mathrm{~s})}=\mathrm{R}_{\mathrm{LOAD}} \bullet \mathrm{~g}_{\mathrm{Cs}} \bullet \frac{1}{1+\frac{\mathrm{R}_{\mathrm{LOAD}} \bullet \mathrm{~T}_{\mathrm{SW}}}{\mathrm{~L}} \bullet\left[\mathrm{~m}_{\mathrm{C}} \bullet(1-\mathrm{D})-0.5\right]} \cdot \frac{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{z}}}\right)}{\left(1+\frac{\mathrm{s}}{\omega_{\mathrm{p}}}\right)} \bullet \mathrm{F}_{\mathrm{H}}(\mathrm{~s})
$$

where $R_{\text {LOAD }}$ represents the load resistance, $R_{i}$ the equivalent sensing resistor of the current sense circuitry, $\omega_{p}$ the single pole introduced by the power stage and $\omega_{z}$ the zero given by the ESR of the output capacitor.
$\mathrm{F}_{\mathrm{H}}(\mathrm{s})$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

## Equation 19

$$
\omega_{\mathrm{Z}}=\frac{1}{\mathrm{ESR} \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

Equation 20

$$
\omega_{\mathrm{p}}=\frac{1}{\mathrm{R}_{\mathrm{LOAD}} \bullet \mathrm{C}_{\mathrm{OUT}}}+\frac{\mathrm{m}_{\mathrm{c}} \bullet(1-\mathrm{D})-0.5}{\mathrm{~L} \bullet \mathrm{C}_{\mathrm{OUT}} \bullet \mathrm{f}_{\mathrm{SW}}}
$$

where:

## Equation 21

$$
\left\{\begin{array}{l}
m_{\mathrm{C}}=1+\frac{\mathrm{S}_{\mathrm{e}}}{\mathrm{~S}_{\mathrm{n}}} \\
\mathrm{~S}_{\mathrm{e}}=\mathrm{V}_{\mathrm{PP}} \cdot \mathrm{~g}_{\mathrm{CS}} \cdot f_{\mathrm{SW}} \\
\mathrm{~S}_{\mathrm{n}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{L}
\end{array}\right.
$$

$S_{n}$ represents the on time slope of the sensed inductor current, $S_{e}$ the on time slope of the external ramp ( $\mathrm{V}_{\mathrm{PP}}$ peak-to-peak amplitude) that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over $50 \%$.
$\mathrm{S}_{\mathrm{e}}$ can be calculated from the parameter $\mathrm{V}_{\mathrm{PP}} \times \mathrm{g}_{\mathrm{Cs}}$ given in Table 5 on page 8.
The sampling effect contribution $\mathrm{F}_{\mathrm{H}}(\mathrm{s})$ is:

## Equation 22

$$
F_{H}(s)=\frac{1}{1+\frac{s}{\omega_{\mathrm{n}} \cdot \mathrm{Q}_{\mathrm{p}}}+\frac{\mathrm{s}^{2}}{\omega_{\mathrm{n}}^{2}}}
$$

where:

## Equation 23

$$
Q_{p}=\frac{1}{\pi \bullet\left[m_{c} \bullet(1-D)-0.5\right]}
$$

### 6.2 Error amplifier compensation network

The typical compensation network required to stabilize the system is shown in Figure 28.
Figure 28. Transconductance embedded error amplifier

$\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ introduce a pole and a zero in the open loop gain. $\mathrm{C}_{P}$ does not significantly affect system stability but it is useful to reduce the noise at the output of the error amplifier.

The transfer function of the error amplifier and its compensation network is:

## Equation 24

$$
A_{0}(s)=\frac{A_{V 0} \bullet\left(1+s \bullet R_{c} \bullet C_{c}\right)}{s^{2} \bullet R_{0} \bullet\left(C_{0}+C_{p}\right) \bullet R_{c} \bullet C_{c}+s \bullet\left(R_{0} \bullet C_{c}+R_{0} \bullet\left(C_{0}+C_{p}\right)+R_{c} \bullet C_{c}\right)+1}
$$

Where $A_{\text {vo }}=G_{m} \cdot R_{o}$
The poles of this transfer function are (if $\mathrm{C}_{\mathrm{C}} \gg \mathrm{C}_{0}+\mathrm{C}_{\mathrm{P}}$ ):
Equation 25

$$
\mathrm{f}_{\mathrm{PLF}}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{0} \bullet \mathrm{C}_{\mathrm{c}}}
$$

## Equation 26

whereas the zero is defined as:

$$
\mathrm{f}_{\mathrm{PHF}}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{0} \bullet\left(\mathrm{C}_{0}+\mathrm{C}_{\mathrm{p}}\right)}
$$

## Equation 27

$$
\mathrm{f}_{\mathrm{Z}}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{\mathrm{c}} \cdot \mathrm{C}_{\mathrm{c}}}
$$

### 6.3 Voltage divider

### 6.3.1 Internal voltage divider

In the A6985F3V3 and A6985F5V, the voltage divider contribution is equal to:

## Equation 28

$$
G_{\text {DIV }}(s)=G_{\text {DIV, INT }}(s)=\frac{V_{\text {REF }}}{V_{\text {OUT }}}=\begin{aligned}
& \frac{0.85}{3.3}=0.2576 \\
& \frac{0.85}{5}=0.17
\end{aligned}
$$

## A6985F3V3

A6985F5V

### 6.3.2 External voltage divider

In the A6985F the simple voltage divider contribution is:

## Equation 29

$$
G_{\text {DIV }}(s)=\frac{R_{2}}{R_{1}+R_{2}} \bullet G_{\text {DIV, INT }}(s)=\frac{R_{2}}{R_{1}+R_{2}}
$$

A6985F

A small signal capacitor in parallel to the upper resistor (see Figure 29) of the voltage divider implements a leading network ( $\mathrm{f}_{\text {zero }}<\mathrm{f}_{\text {pole }}$ ), sometimes necessary to improve the system phase margin.

Figure 29. Leading network example


Laplace transformer of the leading network:
Equation 30

$$
G_{D I V}(s)=\frac{R_{2}}{R_{1}+R_{2}} \bullet \frac{\left(1+s \bullet R_{1} \bullet C_{R 1}\right)}{\left(1+s \bullet \frac{R_{1} \bullet R_{2}}{R_{1}+R_{2}} \bullet C_{R 1}\right)}
$$

where:

## Equation 31

$$
\begin{gathered}
\mathrm{f}_{\mathrm{z}}=\frac{1}{2 \bullet \pi \bullet \mathrm{R}_{1} \bullet \mathrm{C}_{\mathrm{R} 1}} \\
\mathrm{f}_{\mathrm{p}}=\frac{1}{2 \bullet \pi \bullet \frac{\mathrm{R}_{1} \bullet \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \bullet \mathrm{C}_{\mathrm{R} 1}} \\
\mathrm{f}_{\mathrm{z}}<\mathrm{f}_{\mathrm{p}}
\end{gathered}
$$

### 6.4 Total loop gain

In summary, the open loop gain can be expressed as:

## Equation 32

$$
G(s)=G_{D I V}(s) \cdot G_{C O}(s) \cdot A_{0}(s)
$$

## Example 1

$$
\text { A6985F3V3 with } \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \text { and } \mathrm{R}_{\mathrm{OUT}}=6.6 \Omega
$$

Selecting $\mathrm{L}=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=10 \mu \mathrm{~F}$ and $\mathrm{ESR}=1 \mathrm{~m} \Omega, \mathrm{R}_{\mathrm{C}}=110 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{C}}=68 \mathrm{pF}$, $\mathrm{C}_{\mathrm{P}}=1.2 \mathrm{pF}$ (please refer to Example 2), the gain and phase bode diagrams are plotted respectively in Figure 30 and Figure 31.

## Equation 33

$$
\begin{aligned}
& \mathrm{BW}=112 \mathrm{kHz} \\
& \text { phase margin }=67^{\circ}
\end{aligned}
$$

Figure 30. Module plot


Figure 31. Phase plot


The solid trace represents the transfer function including the sampling effect term (see Equation 22 on page 39), the dotted trace neglects the contribution.

### 6.5 Compensation network design

The maximum bandwidth of the system can be designed up to $\mathrm{f}_{\mathrm{Sw}} / 6$ or up to 150 kHz to guarantee a valid small signal model.

## Equation 34

$$
\mathrm{BW}=\min \left(\frac{f_{\mathrm{SW}}}{6}, 150 \mathrm{kHz}\right)
$$

## Equation 35

$$
\mathrm{R}_{\mathrm{C}}=\frac{2 \cdot \pi \cdot \mathrm{BW} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{~V}_{\mathrm{OUT}}}{0.85 \mathrm{~V} \cdot \mathrm{~g}_{\mathrm{CS}} \cdot g_{\mathrm{m} \text { TYP }}}
$$

where $g_{C S}$ represents the current sense transconductance (see Table 5: Electrical characteristics on page 8) and $g_{m}$ TYP the error amplifier transconductance.

## Equation 36

$$
\mathrm{C}_{\mathrm{C}}=\frac{5}{2 \cdot \pi \cdot \mathrm{R}_{\mathrm{C}} \cdot \mathrm{BW}}
$$

## Example 2

Considering A6985F3V3, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=10 \mu \mathrm{~F}, \mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$.
Assuming to design the compensation network to achieve a system bandwidth of 110 kHz :

## Equation 37

$$
\mathrm{f}_{\text {POLE }}=2.4 \mathrm{kHz}
$$

## Equation 38

$$
\mathrm{R}_{\mathrm{LOAD}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{OUT}}}=6.6 \Omega
$$

so accordingly with Equation 35 and Equation 36:

## Equation 39

$$
\mathrm{R}_{\mathrm{C}}=107 \mathrm{k} \Omega \approx 110 \mathrm{k} \Omega
$$

## Equation 40

$$
C_{C}=66 p F \approx 68 p F
$$

## $7 \quad$ Application notes

### 7.1 Output voltage adjustment

In A6985F3V3 and A6985F5V the output voltage is fixed by an internal divider GIV INT (see Table 5 on page 8).

In A6985F the internal reference is equal to 0.85 V typical, and the output voltage is adjusted accordingly to Equation 41 (see Figure 32):

## Equation 41

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{REF}} \cdot\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)=0.85 \cdot\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)
$$

where $\mathrm{C}_{\mathrm{r} 1}$ capacitor is sometimes useful to increase the small signal phase margin (please refer to Section 6.5: Compensation network design).

Figure 32. A6985F application circuit


### 7.2 Switching frequency

A resistor connected to the FSW pin features the selection of the switching frequency. The pinstrapping is performed at power-up, before the soft-start takes place. The FSW pin is pinstrapped and then driven floating in order to minimize the quiescent current from VIN.

Please refer toTable 6: $f_{S W}$ selection on page 11 to identify the pull-up / pull-down resistor value. $\mathrm{f}_{\mathrm{SW}}=250 \mathrm{kHz} / \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ preferred codifications don't require any external resistor.

### 7.3 MLF pin

A resistor connected to the MLF pin features the selection of the between low noise mode / low consumption mode and the different RST thresholds. The pinstrapping is performed at power-up, before the soft-start takes place. The FSW pin is pinstrapped and then driven floating in order to minimize the quiescent current from VIN.

Please refer to Table 7 on page 11, Table 8, and Table 9 on page 12 to identify the pull-up / pull-down resistor value. (LNM, RST threshold 93\%) / (LCM, RST threshold 93\%) preferred codifications don't require any external resistor.

### 7.4 Voltage supervisor

The embedded voltage supervisor (composed of the RST and the DELAY pins) monitors the regulated output voltage and keeps the RST open collector output in low impedance as long as the $\mathrm{V}_{\text {OUT }}$ is out of regulation. In order to ensure a proper reset of digital devices with a valid power supply, the device can delay the RST assertion with a programmable time.

Figure 33. Voltage supervisor operation


The comparator monitoring the FB voltage has four different programmable thresholds ( $80 \%, 87 \%, 93 \%, 96 \%$ nominal output voltage) for high flexibility (see Section 7.3: MLF pin, Table 7 on page 11, Table 8, and Table 9 on page 12).

When the RST comparator detects the output voltage is in regulation, a $2 \mu \mathrm{~A}$ internal current source starts to charge an external capacitor to implement a voltage ramp on the DELAY pin. The RST open collector is then released as soon as $\mathrm{V}_{\text {DELAY }}=1.234 \mathrm{~V}$ (see Figure 33).

The $\mathrm{C}_{\text {DELAY }}$ is dimensioned accordingly with Equation 42:

## Equation 42

$$
C_{D E L A Y}=\frac{\mathrm{I}_{\mathrm{SSCH}} \bullet \mathrm{~T}_{\text {DELAY }}}{\mathrm{V}_{\text {DELAY }}}=\frac{2 \mu \mathrm{~A} \bullet \mathrm{~T}_{\text {DELAY }}}{1.234 \mathrm{~V}}
$$

The maximum suggested capacitor value is 270 nF .

### 7.5 Synchronization (LNM)

Beating frequency noise is an issue when multiple switching regulators populate the same application board. The A6985F synchronization circuitry features the same switching frequency for a set of regulators simply connecting their SYNCH pin together, so preventing beating noise. The master device provides the synchronization signal to the others since the SYNCH pin is I/O able to deliver or recognize a frequency signal.
For proper synchronization of multiple regulators, all of them have to be configured with the same switching frequency (see Table 6 on page 11), so the same resistor connected at the FSW pin.

In order to minimize the RMS current flowing through the input filter, the A6985F device provides a phase shift of $180^{\circ}$ between the master and the SLAVES. If more than two devices are synchronized, all slaves will have a common $180^{\circ}$ phase shift with respect to the master.

Considering two synchronized A6985F which regulates the same output voltage (i.e.: operating with the same duty cycle), the input filter RMS current is optimized and is calculated as:

Equation 43

$$
I_{\mathrm{RMS}}= \begin{cases}\frac{\mathrm{I}_{\mathrm{OUT}}}{2} \cdot \sqrt{2 \mathrm{D} \cdot(1-2 \mathrm{D})} & \text { if } D<0.5 \\ \frac{\mathrm{I}_{\mathrm{OUT}}}{2} \cdot \sqrt{(2 \mathrm{D}-1) \cdot(2-2 \mathrm{D})} & \text { if } D>0.5\end{cases}
$$

The graphical representation of the input RMS current of the input filter in the case of two devices with $0^{\circ}$ phase shift (synchronized to an external signal) or $180^{\circ}$ phase shift (synchronized connecting their SYNCH pins) regulating the same output voltage is provided in Figure 34. To dimension the proper input capacitor please refer to Section 7.6.1: Input capacitor selection on page 52.

Figure 34. Input RMS current


Figure 35 shows two regulators not synchronized.
Figure 35. Two regulators not synchronized


Figure 36 shows the same regulators working synchronized. The MASTER regulator (LX_5V trace) delivers the synchronization signal (SYNCH_3V3, SYNCH_5V pins are connected together) to the SLAVE device (LX_3V3). The SLAVE regulator works in phase with the synchronization signal which is out of phase with the MASTER switching operation.

Figure 36. Two regulators synchronized


Multiple A6985F devices can be synchronized to an external frequency signal fed to the SYNCH pin. In this case the regulator set is phased to the reference and all the devices will work with $0^{\circ}$ phase shift.
The frequency range of the synchronization signal is $275 \mathrm{kHz}-2 \mathrm{MHz}$ and the minimum pulse width is 100 nsec (see Figure 37).

Figure 37. Synchronization pulse definition


Since the slope compensation contribution that is required to prevent subharmonic oscillations in peak current mode architecture depends on the switching frequency, it is important to select the same oscillator frequency for all regulators (all of them operate as SLAVE) as close as possible to the frequency of the reference signal (please refer to Table 6: $f_{S W}$ selection on page 11). As a consequence all the regulators have the same resistor value connected to the FSW pin, so the slope compensation is optimized
accordingly with the frequency of the synchronization signal. The slope compensation contribution is latched at power-up and so fixed during the device operation.

The A6985F normally operates in MASTER mode, driving the SYNCH line at the selected oscillator frequency as shown in Figure 35 and Figure 36.

In SLAVE mode the A6985F sets the internal oscillator at 250 kHz typ. (see Table 6 on page 11 - first row) and drives the line accordingly.

Figure 38. A6985F synchronization driving capability


In order to safely guarantee that each regulator recognizes itself in SLAVE mode during the normal operation, the external master must drive the SYNCH pin with a clock signal frequency higher than the maximum oscillator spread (refer to Table 6) for at least 10 internal clock cycles.

For example: selecting $\mathrm{R}_{\mathrm{FSW}}=0 \mathrm{~W}$ to GND
Table 12. Example of oscillator frequency selection from Table 6

| Symbol | $\mathbf{R}_{\text {VCC }}$ (E24 series) | $\mathbf{R}_{\text {GND }}$ (E24 series) | $\mathbf{f}_{\mathbf{S W}}$ min. | $\mathbf{f}_{\mathbf{S W}}$ typ. | $\mathbf{f}_{\text {SW }}$ max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SW}}$ | NC | $0 \Omega$ | 450 | 500 | 550 |

the device enters in slave mode after 10 pulses at frequency higher than 550 kHz and so it is able to synchronize to a clock signal in the range $275 \mathrm{kHz}-2 \mathrm{MHz}$ (see Figure 37).

Anyway it is suggested to limit the frequency range within $\pm 20 \% \mathrm{f}_{\text {SW }}$ resistor nominal frequency (see details in text below). If not spread spectrum is required, all the regulators synchronize to a frequency higher to the maximum oscillator spread ( 550 kHz in the example).

The device keeps operating in slave mode as far as the master is able to drive the SYNCH pin faster than 275 kHz (maximum oscillator spread for 250 kHz oscillator), otherwise it goes back into MASTER mode at the nominal oscillator frequency after successfully driving one pulse at 250 kHz (see Figure 39) in the SYNCH line.

Figure 39. Slave to master mode transition


The external master can force a latched SLAVE mode driving the SYNCH pin low at powerup, before the soft-start starts the switching activity. So the oscillator frequency is 250 kHz typ. fixed until a new UVLO event is triggered regardless FSW resistor value, that otherwise counts to design the slope compensation. The same considerations above are also valid.

The master driving capability must be able to provide the proper signal levels at the SYNCH pin (see Table 5 on page 8 - Synchronization section):

- Low level $<\mathrm{V}_{\mathrm{SYN}}$ THL $=0.7 \mathrm{~V}$ sinking 5 mA
- High level $>\mathrm{V}_{\mathrm{SYN} \text { THH }}=1.2 \mathrm{~V}$ sourcing 0.7 mA

Figure 40. Master driving capability to synchronize the A6985F


As anticipated above, in SLAVE mode the internal oscillator operates at 250 kHz typ. but the slope compensation is dimensioned accordingly with FSW resistors so, even if the A6985F supports synchronization over the $275 \mathrm{kHz}-2 \mathrm{MHz}$ frequency range, it is important to limit the switching operation around a working point close to the selected frequency (FSW resistor).

As a consequence, to guarantee the full output current capability and to prevent the subharmonic oscillations the master must limit the driving frequency range within $\pm 20 \%$ of the selected frequency.

A wider frequency range may generate subharmonic oscillation for duty $>50 \%$ or limit the peak current capability (see $\mathrm{I}_{\mathrm{PK}}$ parameter in Table 5 on page 8) since the internal slope compensation signal may be saturated.

### 7.6 Design of the power components

### 7.6.1 Input capacitor selection

The input capacitor voltage rating must be higher than the maximum input operating voltage of the application. During the switching activity a pulsed current flows into the input capacitor and so its RMS current capability must be selected accordingly with the application conditions. Internal losses of the input filter depends on the ESR value so usually low ESR capacitors (like multilayer ceramic capacitors) have higher RMS current capability. On the other hand, given the RMS current value, lower ESR input filter has lower losses and so contributes to higher conversion efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

## Equation 44

$$
I_{\text {RMS }}=I_{\text {OUT }} \cdot \sqrt{\left(1-\frac{D}{\eta}\right) \cdot \frac{D}{\eta}}
$$

Where $I_{O U T}$ is the maximum DC output current, $D$ is the duty cycles, $\eta$ is the efficiency. This function has a maximum at $D=0.5$ and, considering $\eta=1$, it is equal to $\mathrm{I}_{\mathrm{OUT}} / 2$.

In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

Equation 45

$$
\mathrm{D}_{\text {MAX }}=\frac{\mathrm{V}_{\text {OUT }}+\Delta \mathrm{V}_{\text {LOWSIDE }}}{\mathrm{V}_{\text {INMIN }}+\Delta \mathrm{V}_{\text {LOWSIDE }}-\Delta \mathrm{V}_{\text {HIGHSIDE }}}
$$

## Equation 46

$$
\mathrm{D}_{\text {MIN }}=\frac{\mathrm{V}_{\text {OUT }}+\Delta \mathrm{V}_{\text {LOWSIDE }}}{\mathrm{V}_{\text {INMAX }}+\Delta \mathrm{V}_{\text {LOWSIDE }}-\Delta \mathrm{V}_{\text {HIGHSIDE }}}
$$

Where $\Delta V_{\text {HIGH_SIDE }}$ and $\Delta V_{\text {LOW_SIDE }}$ are the voltage drops across the embedded switches.

The peak-to-peak voltage across the input filter can be calculated as:

## Equation 47

$$
\mathrm{V}_{\mathrm{PP}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{\mathrm{C}_{\mathrm{IN}} \bullet \mathrm{f}_{\mathrm{SW}}} \cdot\left(1-\frac{\mathrm{D}}{\eta}\right) \cdot \frac{\mathrm{D}}{\eta}+\mathrm{ESR} \cdot\left(\mathrm{I}_{\mathrm{OUT}}+\Delta \mathrm{I}_{\mathrm{L}}\right)
$$

In case of negligible ESR (MLCC capacitor) the equation of $\mathrm{C}_{\mathrm{IN}}$ as a function of the target $V_{P P}$ can be written as follows:

## Equation 48

$$
C_{I N}=\frac{\mathrm{I}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{PP}} \bullet \mathrm{f}_{\mathrm{SW}}} \cdot\left(1-\frac{D}{\eta}\right) \cdot \frac{\mathrm{D}}{\eta}
$$

Considering $\eta=1$ this function has its maximum in $D=0.5$ :

## Equation 49

$$
\mathrm{C}_{\mathrm{INMIN}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{4 \bullet \mathrm{~V}_{\mathrm{PPMAX}} \bullet \mathrm{f}_{\mathrm{SW}}}
$$

Typically $\mathrm{C}_{\mathrm{IN}}$ is dimensioned to keep the maximum peak-peak voltage across the input filter in the order of $5 \% \mathrm{~V}_{\text {IN_MAX }}$.

Table 13. Input capacitors

| Manufacturer | Series | Size | Cap value ( $\mu \mathrm{F})$ | Rated voltage (V) |
| :---: | :---: | :---: | :---: | :---: |
| TDK | C3225X7S1H106M | 1210 | 10 | 50 |
|  | C3216X5R1H106M | 1206 |  |  |
| Taiyo Yuden | UMK325BJ106MM-T | 1210 |  |  |

### 7.6.2 Inductor selection

The inductor current ripple flowing into the output capacitor determines the output voltage ripple (please refer to Section 7.6.3). Usually the inductor value is selected in order to keep the current ripple lower than $20 \%-40 \%$ of the output current over the input voltage range. The inductance value can be calculated by Equation 50:

## Equation 50

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}
$$

Where $T_{\text {ON }}$ and $T_{\text {OFF }}$ are the on and off time of the internal power switch. The maximum current ripple, at fixed $\mathrm{V}_{\text {OUT }}$, is obtained at maximum $\mathrm{T}_{\text {OFF }}$ that is at minimum duty cycle (see Section 7.6.1: Input capacitor selection to calculate minimum duty).

So fixing $\Delta I_{L}=20 \%$ to $40 \%$ of the maximum output current, the minimum inductance value can be calculated:

Equation 51

$$
\mathrm{L}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{I}_{\mathrm{LMAX}}} \cdot \frac{1-\mathrm{D}_{\mathrm{MIN}}}{\mathrm{~F}_{\mathrm{SW}}}
$$

where $f_{S W}$ is the switching frequency $1 /\left(T_{O N}+T_{\text {OFF }}\right)$.
For example for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0.5 \mathrm{~A}$ and $\mathrm{F}_{\mathrm{SW}}=2 \mathrm{MHz}$ the minimum inductance value to have $\Delta \mathrm{I}_{\mathrm{L}}=30 \%$ of $\mathrm{I}_{\text {OUT }}$ is about $8.2 \mu \mathrm{H}$.

The peak current through the inductor is given by:

## Equation 52

$$
\mathrm{I}_{\mathrm{L}, \mathrm{PK}}=\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.

In Table 14 some inductor part numbers are listed.
Table 14. Inductors

| Manufacturer | Series | Inductor value $(\mu \mathbf{H})$ | Saturation current (A) |
| :---: | :---: | :---: | :---: |
| Coilcraft | XAL40xx | 2.2 to 15 | 5.6 to 2.8 |
|  | XAL50xx | 2.2 to 22 | 9.2 to 3.6 |
|  | XFL40xx | 2.2 to 4.7 | 3.7 to 2.7 |

### 7.6.3 Output capacitor selection

The triangular shape current ripple (with zero average value) flowing into the output capacitor gives the output voltage ripple, that depends on the capacitor value and the equivalent resistive component (ESR). As a consequence the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.
The voltage ripple equation can be calculated as:

## Equation 53

$$
\Delta \mathrm{V}_{\mathrm{OUT}}=\mathrm{ESR} \cdot \Delta \mathrm{I}_{\mathrm{LMAX}}+\frac{\Delta \mathrm{I}_{\mathrm{LMAX}}}{8 \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{f}_{\mathrm{SW}}}
$$

Usually the resistive component of the ripple can be neglected if the selected output capacitor is a multi layer ceramic capacitor (MLCC).

The output capacitor is important also for loop stability: it determines the main pole and the zero due to its ESR. (see Section 6: Closing the loop on page 38 to consider its effect in the system stability).

For example with $\mathrm{V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \Delta \mathrm{I}_{\mathrm{L}}=0.25 \mathrm{~A}, \mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$ (resulting by the inductor value) and $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ MLCC:

## Equation 54

$$
\frac{\Delta \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{OUT}}} \cong \frac{1}{\mathrm{~V}_{\mathrm{OUT}}} \cdot \frac{\Delta \mathrm{I}_{\mathrm{LMAX}}}{\mathrm{C}_{\mathrm{OUT}} \bullet \mathrm{f}_{\mathrm{SW}}}=\left(\frac{1}{3.3} \cdot \frac{0.25}{8 \cdot 10 \mu \mathrm{~F} \cdot 2 \mathrm{MHz}}\right)=\frac{1.6 \mathrm{mV}}{3.3}=0.05 \%
$$

The output capacitor value has a key role to sustain the output voltage during a steep load transient. When the load transient slew rate exceeds the system bandwidth, the output capacitor provides the current to the load. In case the final application specifies high slew rate load transient, the system bandwidth must be maximized and the output capacitor has to sustain the output voltage for time response shorter than the loop response time.

In Table 15 some capacitor series are listed.
Table 15. Output capacitors

| Manufacturer | Series | Cap value ( $\mu \mathrm{F}$ ) | Rated voltage (V) | ESR (m $\Omega)$ |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | GRM32 | 22 to 100 | 6.3 to 25 | $<5$ |
|  | GRM31 | 10 to 47 | 6.3 to 25 | $<5$ |
| PANASONIC | ECJ | 10 to 22 | 6.3 | $<5$ |
|  | EEFCD | 10 to 68 | 6.3 | 15 to 55 |
| SANYO | TPA/B/C | 100 to 470 | 4 to 16 | 40 to 80 |
| TDK | C3225 | 22 to 100 | 6.3 | $<5$ |

## 8 Application board

The reference evaluation board schematic is shown in Figure 41.
Figure 41. Evaluation board schematic


The additional input filter (C16, L3, C15, L2, C14) limits the conducted emission on the power supply (refer to Figure 56 on page 67).

Table 16. Common bill of material

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C1, C10, C11 |  | Not mounted |  |
| C2 | C2012X7S2A105K | $1 \mu \mathrm{~F}-0805-50 \mathrm{~V}-\mathrm{X7S}-10 \%$ | TDK |
| C3 |  | $470 \mathrm{nF}-10 \mathrm{~V}-0603$ |  |
| C4, C7, C8 |  | See Table 17, Table 18 on page 60, <br> Table 19 on page 62 |  |
| C5 |  | $100 \mathrm{nF}-10 \mathrm{~V}-0603$ |  |
| C6 |  | $10 \mathrm{nF}-10 \mathrm{~V}-0603$ |  |
| C9 | CGA5L3X5R1H106K | $10 \mu \mathrm{~F}-1206-50 \mathrm{~V}-\mathrm{X5R}-10 \%$ | TDK |
| C14, C15, C16 | CGA5L3X5R1H475k | $4.7 \mu \mathrm{~F}-1206-50 \mathrm{~V}-\mathrm{X7R}-10 \%$ | TDK |
| C13 | UWD1H101MCQ1GS | $100 \mu \mathrm{~F}-50 \mathrm{~V}-20 \%$ | Nichicon |
| R2 |  | $0 \Omega-0603$ |  |
| R6 |  | $1 \mathrm{M} \Omega-1 \%-0603$ |  |
| R4 |  | $56 \mathrm{k} \Omega-1 \%-0603$ |  |
| R7, R8, R9 |  | See Table 17, Table 18, Table 19 |  |

Table 16. Common bill of material (continued)

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| R11 |  | $10 \Omega-1 \%-0603$ |  |
| R1, R3, R5, R10 | Not mounted |  |  |
| L1 | XAL4030-472MEC | $4.7 \mu \mathrm{H}$ | Coilcraft |
| L2 | XAL4030-472MEC | $4.7 \mu \mathrm{H}$ | Coilcraft |
| L3 | MPZ2012S221A | EMC bead | TDK |
| J1 | Open | Switchover |  |
| J2 | Open | To adjust the ISKIP current level in LCM <br> operation. Leave open in LNM. |  |
| J3 | Open |  | STMicroelectronics |
| J5 | See Table 17, Table 18, <br> Table 19 on page 62 |  |  |

The layout of the board is shown in Figure 42 and in Figure 43.
Figure 42. Top layer


Figure 43. Bottom layer


### 8.1 A6985F3V3 evaluation board

Table 17. Bill of material of A6985F3V3 demonstration board

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C4 |  | $1.2 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| C 7 |  | Not mounted |  |
| C 8 |  | $68 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| R 7 |  | $0 \Omega-0603$ |  |
| R8 |  | $110 \mathrm{k} \Omega-1 \%-0603$ |  |
| R9 |  | Not mounted |  |
| U1 | A6985F3V3 |  | STMicroelectronics |

Equation 55 and Figure 44 show the magnitude and phase margin Bode's plots related to the evaluation board presented in Figure 41 with the BOM of Table 16 and Table 17.

The small signal dynamic performance of the demonstration board is:
Equation 55

$$
\begin{aligned}
& \mathrm{BW}=110 \mathrm{kHz} \\
& \text { phase margin }=67^{\circ}
\end{aligned}
$$

Figure 44. Magnitude Bode's plot of A6985F3V3 evaluation board


Figure 45. Phase margin Bode's plot of A6985F3V3 evaluation board


### 8.2 A6985F5V evaluation board

Table 18. Bill of material of A6985F5V demonstration board

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C4 |  | $1.2 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| C7 |  | Not mounted |  |
| C8 |  | $47 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| R7 |  | $0 \Omega-0603$ |  |
| R8 |  | $150 \mathrm{k} \Omega-1 \%-0603$ |  |
| R9 |  | Not mounted |  |
| U1 | A6985F5V |  | STMicroelectronics |

Figure 46 and Figure 47 show the magnitude and phase margin Bode's plots related to the evaluation board presented in Figure 41 on page 56 with the BOM of Table 16 on page 56 and Table 18.

The small signal dynamic performance of the demonstration board is:

## Equation 56

$$
\begin{aligned}
& \mathrm{BW}=100 \mathrm{kHz} \\
& \text { phase margin }=69^{\circ}
\end{aligned}
$$

Figure 46. Magnitude Bode's plot of A6985F5V evaluation board


Figure 47. Phase margin Bode's plot of A6985F5V evaluation board


### 8.3 A6985F ( $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ ) evaluation board

Table 19. Bill of material of A6985F ( $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ ) demonstration board

| Reference | Part number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C4 |  | $1.2 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| C 7 |  | $4.7 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| C 8 |  | $27 \mathrm{pF}-10 \mathrm{~V}-0603$ |  |
| R7 |  | $200 \mathrm{k} \Omega-1 \%-0603$ |  |
| R8 |  | $200 \mathrm{k} \Omega-1 \%-0603$ |  |
| R9 | A6985F |  | $\mathrm{k} \Omega-1 \%-0603$ |
| U1 |  | STMicroelectronics |  |

Figure 48 and Figure 49 show the magnitude and phase margin Bode's plots related to the evaluation board presented in Figure 41 on page 56 with the BOM of Table 16 on page 56 and Table 19.

The small signal dynamic performance of the demonstration board is:

Equation 57

$$
\begin{aligned}
& \mathrm{BW}=110 \mathrm{kHz} \\
& \text { phase margin }=60^{\circ}
\end{aligned}
$$

Figure 48. Magnitude Bode's plot of A6985F ( $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ ) evaluation board


Figure 49. Phase Margin Bode's plot of A6985F ( $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ ) evaluation board


## 9 Efficiency curves

Figure 50. A6985F3V3 efficiency curves: $\mathrm{V}_{\mathrm{IN}}=13.5 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=\mathbf{2 ~ M H z}$


Figure 51. A6985F3V3 efficiency curves: $\mathrm{V}_{\mathrm{IN}}=13.5 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=2 \mathrm{MHz}$ (log scale)


Figure 52. A6985F3V3 efficiency curves: $\mathrm{V}_{\mathrm{IN}}=\mathbf{2 4 V}-\mathrm{f}_{\mathrm{sw}}=\mathbf{2 M H z}$


Figure 53. A6985F3V3 efficiency curves: $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=2 \mathrm{MHz}$ (log scale)


Figure 54. A6985F5V efficiency curves: $\mathrm{V}_{\mathrm{IN}}=13.5 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=2 \mathrm{MHz}$


Figure 55. A6985F5V efficiency curves: $\mathrm{V}_{\mathrm{IN}}=13.5 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=2 \mathrm{MHz}$ (log scale)


Figure 56. A6985F5V efficiency curves: $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=\mathbf{2 M H z}$


Figure 57. A6985F5V efficiency curves: $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}-\mathrm{f}_{\mathrm{sw}}=2 \mathrm{MHz}$ (log scale)


## 10 EMC testing results

This chapter reports EMC testing results for the A6985F evaluation board (see Section 8 on page 56) accordingly with the following test methods:

- CE 150R for conducted emission
- DP for conducted immunity

All the measurement were performed on the A6985F5V at $\mathrm{l}_{\text {LOAD }}=10 \%$ and $75 \%$ as defined in Table 22.

Table 20. CE 150R test method

|  | Conducted emission, CE 150R |  |
| :---: | :---: | :---: |
| Frequency range | $150 \mathrm{kHz}-30 \mathrm{MHz}$ | $30 \mathrm{MHz}-1 \mathrm{GHz}$ |
| Bandwidth | 9 kHz | 120 kHz |
| Step size | 5 kHz | 60 kHz |
| Dwell time | 2 complete software cycles minimum |  |
| Detectors | Peak + average |  |

Table 21. DPI test method

|  | Conducted Immunity, DPI |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency range | $\begin{aligned} & 10 \mathrm{kHz}- \\ & 150 \mathrm{kHz} \end{aligned}$ | $\begin{gathered} 150 \mathrm{kHz}- \\ 1 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 1 \mathrm{MHz}- \\ & 10 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{MHz}- \\ & 100 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 100 \mathrm{MHz}- \\ & 200 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 200 \mathrm{MHz}- \\ & 400 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 400 \mathrm{MHz}- \\ 1 \mathrm{GHz} \end{gathered}$ |
| Step size (linear) | 10 kHz | 100 kHz | 500 kHz | 1 MHz | 2 MHz | 4 MHz | 10 MHz |
| Dwell time | 2 sec. but min. 2 software complete cycles |  |  |  |  |  |  |
| Modulation | CW |  |  |  |  |  |  |
|  | AM 1 kHz , 80\% (same peak value as CW) |  |  |  |  |  |  |

DPI: 30 dBm for global pins, 12 dBm for local pins.
All the pins under DPI testing (see Table 22) satisfy class 3 limits.
Table 22. Pin testing

| Pin name | Remarks | classification | CE | DPI |
| :---: | :---: | :---: | :---: | :---: |
| VS1 | Filtered VIN pin | Global | X | X |
| VIN | VIN pin | Global | X | X |
| VOUT | Regulated output voltage | Local | X |  |
| RST | RST pin | Local | X |  |
| SS/INH | SS/INH pin | Local | X | $(\mathrm{X})$ |

Figure 58 shows the schematic of the EMC board that can be configured for CE and DPI testing.

Figure 58. CE-150R / DPI


Figure 59. CE 150R at VS1 test point (see Figure 58) at 75\% I LOAD


Figure 60. CE 150R at VS1 test point (see Figure 58) at 10\% I LOAD


Figure 61. CE 150R at VOUT test point (see Figure 58) at 75\% ILOAD


Figure 62. CE 150R at VOUT test point (see Figure 58) at $10 \%$ I LOAD


Figure 63. CE 150R at RST test point (see Figure 58) at 75\% ILOAD


Figure 64. CE 150R at RST test point (see Figure 58) at $10 \% I_{\text {LOAD }}$


Figure 65. CE 150R at SS/INH test point (see Figure 58 on page 69) at 75\% I LOAD


Figure 66. CE 150R at SSIINH test point (see Figure 58) at 10\% I IOAD


## 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## HTSSOP16 package information

Figure 67. HTSSOP16 package outline


Table 23. HTSSOP16 package mechanical data

| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A |  |  | 1.20 |
| A1 | 0.80 | 1.00 | 0.15 |
| A2 | 0.19 |  | 1.05 |
| b | 0.09 |  | 0.30 |
| c | 4.90 | 3.00 | 0.20 |
| D | 2.8 | 6.40 | 5.10 |
| D1 | 6.20 | 4.40 | 3.2 |
| E | 4.30 | 3 | 6.60 |
| E1 | 2.8 | 0.65 | 4.50 |
| E2 |  | 0.60 | 3.2 |
| e | 0.45 | 1.00 | 0.75 |
| L |  |  | 8.00 |
| L1 | 0.00 |  | 0.10 |
| k |  |  |  |
| aaa |  |  |  |

## 12 Order codes

Table 24. Order codes

| Part numbers | Package | Packaging |
| :---: | :---: | :---: |
| A6985F3V3 | HTSSOP16 | Tube |
| A6985F3V3TR |  | Tape and reel |
| A6985F5V |  | Tube |
| A6985F5VTR |  | Tape and reel |
| A6985F |  | Tube |
| A6985FTR |  | Tape and reel |

## 13 Revision history

Table 25. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 10-Apr-2015 | 1 | Initial release. |
| 15-Apr-2015 | 2 | Updated Table 2 on page 6 (updated VIN and VOUT). <br> Updated units below Equation 3 on page 19 and below <br> Figure 33 on page 46. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2015 \text { STMicroelectronics - All rights reserved }
$$



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits,General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.


Как с нами связаться
Телефон: 8 (812) 3095832 (многоканальный) Факс: 8 (812) 320-02-42
Электронная почта: org@eplast1.ru
Адрес: 198099, г. Санкт-Петербург, ул. Калинина, дом 2 , корпус 4 , литера A.

