

# Quad-SHARC<sup>®</sup> DSP Multiprocessor Family

# AD14160/AD14160L

PERFORMANCE FEATURES ADSP-21060 Core Processor (... ×4) 480 MFLOPS Peak, 320 MFLOPS Sustained 25 ns Instruction Rate, Single-Cycle Instruction Execution-Each of Four Processors 16 Mbit Shared SRAM (Internal to SHARCs) 4 Gigawords Addressable Off-Module Memory Sixteen 40 Mbyte/s Link Ports (Four per SHARC) Eight 40 Mbit/s Independent Serial Ports (Two from Each SHARC) 5 V and 3.3 V Operation 32-Bit Single Precision and 40-Bit Extended Precision IEEE Floating Point Data Formats, or **32-Bit Fixed Point Data Format** IEEE JTAG Standard 1149.1 Test Access Port and **On-Chip Emulation** PACKAGING FEATURES

452-Lead Ceramic Ball Grid Array (CBGA) 1.85" (47 mm) Body Size 0.200" Max Height 0.050" Ball Pitch 29 Grams (typical) θ<sub>JC</sub> = 0.36°C/W

### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The AD14160/AD14160L Quad-SHARC Ceramic Ball Grid Array (CBGA) puts the power of the first generation AD14060 (CQFP) DSP multiprocessor into a very high density ball grid array package; now with additional link and serial I/O pinned out, beyond that from the CQFP package. The core of the multiprocessor is the ADSP-21060 DSP microcomputer. The AD14x60 modules have the highest performance—density and lowest cost— performance ratios of any in their class. They are ideal for applications requiring higher levels of performance and/or functionality per unit area.

The AD14160/AD14160L takes advantage of the built-in multiprocessing features of the ADSP-21060 to achieve 480 peak MFLOPS with a single chip type, in a single package. The onchip SRAM of the DSPs provides 16 Mbits of on-module shared SRAM. The complete shared bus (48 data, 32 address) is also brought off-module for interfacing with expansion memory or other peripherals.

SHARC is a registered trademark of Analog Devices, Inc.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

The ADSP-21060 link ports are interconnected to provide direct communication among the four SHARCs as well as high speed off-module access. Internally, links connect the SHARC in a ring. Externally, each SHARC has a total of 160 Mbytes/s link port bandwidth.

Multiprocessor performance is enhanced with embedded power and ground planes, matched impedance interconnect, and optimized signal routing lengths and separation. The fully tested and ready-to-insert multiprocessor also significantly reduces board space.



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

#### DETAILED DESCRIPTION Architectural Features ADSP-21060 Core

The AD14160/AD14160L is based on the powerful ADSP-21060 (SHARC) DSP chip. The ADSP-21060 SHARC combines a high performance floating-point DSP core with integrated, onchip system features including a 4 Mbit SRAM memory, host processor interface, DMA controller, serial ports, and both link port and parallel bus connectivity for glueless DSP multiprocessing, (see Figure 1). It is fabricated in a high speed, low power CMOS process, and has a 25 ns instruction cycle time. The arithmetic/ logic unit (ALU), multiplier and shifter all perform singlecycle instructions, and the three units are arranged in parallel, maximizing computational throughput.

The SHARC features an enhanced Harvard architecture in which the data memory (DM) bus transfers data, and the program memory (PM) bus transfers both instructions and data. There is also an on-chip instruction cache which selectively caches only those instructions whose fetches conflict with the PM bus data accesses. This combines with the separate program and data memory buses to enable three-bus operation for fetching an instruction and two operands, all in a single cycle. The SHARC also contains a general purpose data register file, which is a 10-port, 32-register (16 primary, 16 secondary) file. Each SHARC's core also implements two data address generators (DAGs), implementing circular data buffers in hardware. The DAGs contain sufficient registers to allow the creation of up to 32 circular buffers. The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21060 can conditionally execute a multiply, an add, a subtract, and a branch, all in a single instruction.

The SHARCs contain 4 Mbits of on-chip SRAM each, organized as two blocks of 2 Mbits, which can be configured for different combinations of code and data storage. The memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 80K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 4 megabits. A 16-bit floating-point storage format is supported which effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating point and 16bit floating point formats is done in a single instruction. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.



Figure 1. ADSP-21060 Processor Block Diagram (Core of the AD14160/AD14160L)







Figure 3. Complete Shared Memory Multiprocessing System

### Shared Memory Multiprocessing

The AD14160/AD14160L takes advantage of the powerful multiprocessing features built into the SHARC. The SHARCs are connected to maximize the performance of this cluster-of-four architecture, and still allow for off-module expansion. The AD14160/AD14160L in itself is a complete shared memory multiprocessing system, as shown in Figure 3. The unified address space of the SHARCs allows direct interprocessor accesses of each SHARCs' internal memory. In other words, each SHARC can directly access the internal memory and IOP registers of each of the other SHARCs by simply reading or writing to the appropriate address in multi-processor memory space (see Figure 2)—this is called a *direct read or direct write*.

Bus arbitration is accomplished with the on-SHARC arbitration logic. Each SHARC has a unique ID, and drives the Bus-Request (BR) line corresponding to its ID, while monitoring all others.  $\overline{BR1}$ - $\overline{BR4}$  are used within the AD14160/AD14160L, while  $\overline{BR5}$  and  $\overline{BR6}$  can be used for expansion. All bus requests ( $\overline{BR1}$ - $\overline{BR6}$ ) are included in the module I/O.

Two different priority schemes, fixed and rotating, are available to resolve competing bus requests. The RPBA pin selects which scheme is used: when RPBA is high, rotating priority bus arbitration is selected, and when RPBA is low, fixed priority is selected.

Table I.	Rotating	Priority	Arbitration	Example
----------	----------	----------	-------------	---------

	Hardware Processor IDs											
Cycle	ID1	ID2	ID3	ID4	ID5	ID6						
1	М	1	2 BR	3	4	5	Initial Priority Assignments					
2	4	5 BR	M-BR	1	2	3						
3	4	5 BR	М	1	2	3						
4	5 BR	М	1	2	3	4 BR						
5	1 BR	2	3	4	5	Μ	Final Priority Assignments					

NOTES

1-5 =Assigned Priority.

M = Bus Mastership (in that cycle).

BR = Requesting Bus Mastership with BRx.

Bus mastership is passed from one SHARC to another during a *bus transition cycle*. A bus transition cycle only occurs when the current bus master deasserts its BR line and one of the slave SHARCs asserts its BR line. The bus master can therefore retain bus mastership by keeping its BR line asserted. When the bus master deasserts its BR line, and no other BR line is asserted, then the master will not lose any bus cycles. When more than one SHARC asserts its BR line, the SHARC with the highest priority request becomes bus master on the following cycle. Each SHARC observes all of the BR lines, and therefore tracks when a bus transition cycle has occurred, and which processor has become the new bus master. Master processor changeover incurs only one cycle of overhead. An example bus transition sequence is shown in Table I.

Bus locking is possible, allowing indivisible read-modify-write sequences for semaphores. In either the fixed or rotating priority scheme, it is also possible to limit the number of cycles the master can control the bus. The AD14160/AD14160L also provides the option of using the Core Priority Access (CPA) mode of the SHARC. Using the CPA signal allows external bus accesses by the core processor of a slave SHARC to take priority over ongoing DMA transfers. Also, each SHARC can broadcast write to all other SHARCs simultaneously, allowing the implementation of reflective semaphores. The bus master can communicate with slave SHARCs by writing messages to their internal IOP registers. The MSRG0– MSRG7 registers are general-purpose registers that can be used for convenient message passing, semaphores and resource sharing between the SHARCs. For message passing, the master communicates with a slave by writing and/or reading any of the eight message registers on the slave. For vector interrupts, the master can issue a vector interrupt to a slave by writing the address of an interrupt service routine to the slave's VIRPT register. This causes an immediate high priority interrupt on the slave which, when serviced, will cause it to branch to the specified service routine.

#### **Off-Module Memory and Peripherals Interface**

The AD14160/AD14160L's external port provides the interface to off-module memory and peripherals (see Figure 5). This port consists of the complete external port bus of the SHARC, bused together in common among the four SHARCs.

The 4-gigaword off-module address space is included in the AD14160/AD14160L's unified address space. Addressing of external memory devices is facilitated by each SHARC internally decoding the high order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The AD14160/AD14160L also supports programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

### Link Port I/O

Each individual SHARC features six 4-bit link ports that facilitate SHARC-to-SHARC communication and external I/O interfacing. Each link port can be configured for either  $1 \times$  or  $2 \times$ operation, allowing each to transfer either 4 or 8 bits per cycle. The link ports can operate independently and simultaneously, with a maximum bandwidth of 40 MBytes/s each, or a total of 240 MBytes/s per SHARC.

The AD14160/AD14160L provides additional link port I/O beyond that of the AD14060. Internally, two links from each SHARC form a ring connection among the four. The remaining four link ports from each SHARC are brought out independently from each SHARC. A maximum of 640 MBytes/s link port bandwidth is then available off of the AD14160/AD14160L. The link port connections are detailed in Figure 4.



Figure 4. Link Port Connections



Figure 5. Optional System Interconnections

Link port 4, the boot link port, is brought off independently from each SHARC. Individual booting is then allowed, or chained link port booting is possible as described under "Link Port Booting."

Link port data is packed into 32-bit or 48-bit words, and can be directly read by the SHARC core processor or DMA-transferred to on-SHARC memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

### **Serial Ports**

The SHARC serial ports provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. Each SHARC has two serial ports. All eight of the AD14160/AD14160L serial ports are brought off-module.

The serial ports can operate at the full clock rate of the module, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide more flexible communications. Serial port data can be automatically transferred to and from on-SHARC memory via DMA, and each of the serial ports offers time division multiplexed (TDM) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

### **Program Booting**

The AD14160/AD14160L supports automatic downloading of programs following power-up or a software reset. The SHARC offers four options for program booting: 1) from an 8-bit EPROM; 2) from a host processor; 3) through the link ports; and 4) no-boot. In no-boot mode, the SHARC starts executing instructions from address 0x0040 0004 in external memory. The boot mode is selected by the state of the following signals: BMS, EBOOT, and LBOOT.

On the AD14160/AD14160L, SHARC\_A's boot mode is separately controlled, while SHARCs B, C, and D are controlled as a group. With this flexibility, the AD14160/AD14160L can be configured to boot in any of the following methods.

### Multiprocessor Host Booting

To boot multiple ADSP-21060 processors from a host, each ADSP-21060 must have its EBOOT, LBOOT and BMS pins configured for host booting: EBOOT = 0, LBOOT = 0, and BMS = 1. After system power-up, each ADSP-21060 will be in the idle state and the  $\overline{BRx}$  bus request lines will be deasserted. The host must assert the  $\overline{HBR}$  input and boot each ADSP-21060 by asserting its CS pin and downloading instructions.

### Multiprocessor EPROM Booting

There are two methods of booting the multiprocessor system from an EPROM.

**SHARC\_A Is Booted, Which Then Boots the Others.** The EBOOT pin on the SHARC\_A must be set high for EPROM booting. All other ADSP-21060s should be configured for host booting (EBOOT = 0, LBOOT = 0, and BMS = 1), which leaves them in the idle state at start-up and allows SHARC\_A

to become bus master and boot itself. Only the BMS pin of SHARC\_A is connected to the chip select of the EPROM. When SHARC\_A has finished booting, it can boot the remaining ADSP-21060s by writing to their external port DMA buffer 0 (EPB0) via multiprocessor memory space.

### All ADSP-21060s Boot in Turn From a Single EPROM.

The BMS signals from each ADSP-21060 may be wire-ORed together to drive the chip select pin of the EPROM. Each ADSP-21060 can boot in turn, according to its priority. When the last one has finished booting, it must inform the others (which may be in the idle state) that program execution can begin.

### Multiprocessor Link Port Booting

Booting can also be accomplished from a single source through the link ports. Link Buffer 4 must always be used for booting. To simultaneously boot all of the ADSP-21060s, a parallel common connection is available through Link Port 4 on each of the processors. Or, using the daisy chain connection that exists between the processors' link ports, each ADSP-21060 can boot the next one in turn. In this case, the Link Assignment Register (LAR) must be programmed to configure the internal link ports with Link Buffer 4.

### Multiprocessor Booting From External Memory

If external memory contains a program after reset, then SHARC\_A should be set up for *no boot* mode; it will begin executing from address 0x0040 0004 in external memory. When booting has completed, the other ADSP-21060s may be booted by SHARC\_A if they are set up for host booting, or they can begin executing out of external memory if they are set up for *no boot* mode. Multiprocessor bus arbitration will allow this booting to occur in an orderly manner.

### Host Processor Interface

The AD14160/AD14160L's host interface allows for easy connection to standard microprocessor buses, both 16-bit and 32bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the module are supported. The host interface is accessed through the AD14160/ AD14160L external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the AD14160/AD14160L's external bus with the host bus request ( $\overline{\text{HBR}}$ ), host bus grant ( $\overline{\text{HBG}}$ ), and ready (REDY) signals. The host can directly read and write the internal memory of the SHARCs, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

### Direct Memory Access (DMA) Controller

The SHARCs on-chip DMA control logic allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to each SHARCs processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between SHARC internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the SHARC's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32- or 48-bit words is performed during DMA transfers. Ten channels of DMA are available on the SHARCs—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other SHARCs, memory, or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the SHARCs using DMA transfers. Asynchronous off-module peripherals can control two DMA channels using DMA Request/Grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

### **Development Tools**

The AD14160/AD14160L is supported with a complete set of software and hardware development tools, including an EZ-LAB<sup>®</sup> In-Circuit Emulator, and development software.

Analog Devices' ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, an Assembly Library/Librarian, a Linker, an Instruction-Level Simulator, an ANSI C optimizing Compiler, the CBug<sup>TM</sup> C Source-Level Debugger, and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selection, vector math operations, complex data types, circular pointers and variably dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The SHARC EZ-KIT combines the ADSP-21000 Family Development Software for the PC and the EZ-LAB Development Board in one package.

The ADSP-2106x EZ-ICE<sup>®</sup> Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x processor to monitor and control the target board processor during emulation. The

EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers and processor stacks.

Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware & Software Development Tools* data sheet (ADDS-2100xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor, or from the Literature Center.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter card modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC<sup>™</sup> module specification. Third party software tools include an Ada compiler, DSP libraries, operating systems and block diagram design tools.

### **Other Package Details**

The AD14160/AD14160L contains 14 on-module 0.1 microfarad bypass capacitors. It is recommended that in the target system at least four additional capacitors, of 0.018 microfarad value, be placed around the module—one near each of the four corners.

The top surface, lid, of the AD14160/AD14160L is electrically connected to GND.

### **Additional Information**

This data sheet provides a general overview of the AD14160/ AD14160L architecture and functionality. For detailed information on the ADSP-2106x SHARC and the ADSP-21000 Family core architecture and instruction set, refer to the ADSP-2106x SHARC *User's Manual*.

EZ-ICE and EZ-LAB are registered trademarks of Analog Devices, Inc. CBug and SHARCPAC are trademarks of Analog Devices, Inc.

### PIN FUNCTION DESCRIPTIONS

AD14160/AD14160L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{TRST}}$ ).

Unused inputs should be tied or pulled to  $V_{DD}$  or GND, except for  $ADDR_{31-0}$ ,  $DATA_{47-0}$ ,  $FLAG_{2-0}$ ,  $\overline{SW}$ , and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT $_{3\text{-}0}$ , LxCLK, LxACK, TMS and TDI)-these pins can be left floating. These pins have a logiclevel hold circuit that prevents the input from floating internally.

A = Asynchronous	O = Output	(A/D) = Active Drive						
G = Ground	P = Power Supply	(O/D) = Open Drain						
I = Input	S = Synchronous							
T = Three-State (when $\overline{\text{SBTS}}$ is asserted, or when the AD14160/								
AD14160L is a bus slave)								

Pin	Туре	Function
ADDR <sub>31-0</sub>	I/O/T	<b>External Bus Address.</b> (Common to all SHARCs) The AD14160/AD14160L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes on the internal memory or IOP registers of slave ADSP-2106xs. The AD14160/AD14160L inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal ADSP-21060s.
DATA <sub>47-0</sub>	I/O/T	<b>External Bus Data</b> . (Common to all SHARCs) The AD14160/AD14160L inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47-16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47-8 of the bus. 16-bit short word data is transferred over bits 31-16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23-16. Pull-up resistors on unused DATA pins are not necessary.
<u>MS</u> <sub>3-0</sub>	O/T	<b>Memory Select Lines.</b> (Common to all SHARCs) These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the individual ADSP-21060's system control registers (SYSCON). The $\overline{MS}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{MS}_{3-0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. $\overline{MS}_0$ can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system, the $\overline{MS}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe.</b> (Common to all SHARCs) This pin is asserted (low) when the AD14160/ AD14160L reads from external devices or when the internal memory of internal ADSP-2106xs is being accessed. External devices (including other ADSP-2106xs) must assert RD to read from the AD14160/ AD14160L's internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other ADSP-2106xs.
WR	I/O/T	<b>Memory Write Strobe.</b> (Common to all SHARCs) This pin is asserted (low) when the AD14160/ AD14160L writes to external devices or when the internal memory of internal ADSP-2106xs is being accessed. External devices (including other ADSP-2106xs) must assert $\overline{WR}$ to write to the AD14160/ AD14160L's internal memory. In a multiprocessing system $\overline{WR}$ is output by the bus master and is input by all other ADSP-2106xs.
PAGE	O/T	<b>DRAM Page Boundary.</b> (Common to all SHARCs) The AD14160/AD14160L asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the individual ADSP-21060's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master.
ADRCLK	O/T	<b>Clock Output Reference.</b> (Common to all SHARCs) In a multiprocessing system, ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select.</b> (Common to all SHARCs) This signal is used to interface the AD14160/AD14160L to synchronous memory devices (including other ADSP-2106xs). The AD14160/AD14160L asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the AD14160/AD14160L.
ACK	I/O/S	<b>Memory Acknowledge.</b> (Common to all SHARCs) External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The AD14160/AD14160L deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.

Pin	Туре	Function
SBTS	I/S	<b>Suspend Bus Three-State.</b> (Common to all SHARCs) External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the AD14160/AD14160L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor/AD14160/AD14160L deadlock, or used with a DRAM controller.
HBR	I/A	<b>Host Bus Request.</b> (Common to all SHARCs) Must be asserted by a host processor to request control of the AD14160/AD14160L's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the ADSP-2106x places the address, data, select, and strobe lines in a high impedance state. $\overline{\text{HBR}}$ has priority over all ADSP-2106x bus requests ( $\overline{\text{BR}}_{6-1}$ ) in a multiprocessing system.
HBG	I/O	<b>Host Bus Grant.</b> (Common to all SHARCs) Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the AD14160/AD14160L until HBR is released. In a multiprocessing system, HBG is output by the ADSP-2106x bus master and is monitored by all others.
CSA	I/A	Chip Select. Asserted by host processor to select SHARC_A.
CSB	I/A	Chip Select. Asserted by host processor to select SHARC_B.
CSC	I/A	Chip Select. Asserted by host processor to select SHARC_C.
CSD	I/A	Chip Select. Asserted by host processor to select SHARC_D.
REDY (O/D)	0	<b>Host Bus Acknowledge.</b> (Common to all SHARCs) The AD14160/AD14160L deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register of individual ADSP-21060s to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.
BR <sub>6-1</sub>	I/O/S	<b>Multiprocessing Bus Requests.</b> (Common to all SHARCs) Used by multiprocessing ADSP-2106xs to arbitrate for bus mastership. An ADSP-2106x only drives its own $\overline{BRx}$ line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused $\overline{BRx}$ pins should be pulled high; $\overline{BR_{4-1}}$ must not be pulled high or low because they are outputs.
IDy2-0	I	<b>Multiprocessing ID.</b> (Individual ID2–0 from $y = SHARC_A$ , SHARC_B, SHARC_C, SHARC_D.) Determines which multiprocessing bus request ( $\overline{BR1}$ – $\overline{BR6}$ ) is used by individual ADSP-2106x's. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc. ID = 000 is reserved for single processor systems. These lines are a system configuration selection, which should be hardwired or only changed at reset.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> (Common to all SHARCs) When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
CPAy (O/D)	I/O	<b>Core Priority Access.</b> (y = SHARC_A, B, C, D) Asserting its CPA pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. CPA is an open drain output that is connected to all ADSP-2106x in the system if this function is required. The CPA pin of each internal ADSP-21060 is brought out individually. The CPA pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the CPA pin should be left unconnected.
DTy0	O/T	<b>Data Transmit</b> (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D). DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRy0	I	<b>Data Receive</b> (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D). DR pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKy0	I/O	<b>Transmit Clock</b> (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D). TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKy0	I/O	<b>Receive Clock</b> (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D). RCLK pin has a 50 k $\Omega$ internal pull-up resistor.
TFSy0	I/O	Transmit Frame Sync (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D).
RFSy0	I/O	<b>Receive Frame Sync</b> (Serial Port 0 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D).

Pin	Туре	Function
DTy1	O/T	<b>Data Transmit</b> (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D) DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRy1	Ι	<b>Data Receive</b> (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D) DR pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKy1	I/O	<b>Transmit Clock</b> (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D) TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKy1	I/O	<b>Receive Clock</b> (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D) RCLK pin has a 50 k $\Omega$ internal pull-up resistor.
TFSy1	I/O	Transmit Frame Sync (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D)
RFSy1	I/O	Receive Frame Sync (Serial Port 1 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D)
FLAGy3-0	I/O/A	<b>Flag Pins.</b> (Individual FLAG3-0 from y = SHARC_A, SHARC_B, SHARC_C, SHARC_D) Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
ĪRQy2-0	I/A	<b>Interrupt Request Lines.</b> (Individual IRQ2-0 from y = SHARC_A, SHARC_B, SHARC_C, SHARC_D) May be either edge-triggered or level-sensitive.
DMAR1	I/A	DMA Request 1 (DMA Channel 7). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAR2	I/A	DMA Request 2 (DMA Channel 8). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAG1	O/T	DMA Grant 1 (DMA Channel 7). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAG2	O/T	DMA Grant 2 (DMA Channel 8). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
LyxCLK	I/O	<b>Link Port Clock</b> (y = SHARC_A, B, C, D; x = Link Ports 1, 2, 3, 4) <sup>1</sup> . Each LyxCLK pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the ADSP-20160.
LyxDAT3-0	I/O	<b>Link Port Data</b> (y = SHARC_A, B, C, D; x = Link Ports 1, 2, 3, 4) <sup>1</sup> . Each LyxDAT pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the ADSP-21060.
LyxACK	I/O	<b>Link Port Acknowledge</b> (y = SHARC_A, B, C, D; x = Link Ports 1, 2, 3, 4) <sup>1</sup> . Each LyxACK pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the ADSP-21060.
EBOOTA	I	<b>EPROM Boot Select.</b> (SHARC_A) When EBOOTA is high, SHARC_A is configured for booting from an 8-bit EPROM. When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for SHARC_A. See the following table. This signal is a system configuration selection which should be hardwired.
LBOOTA	I	<b>Link Boot.</b> When LBOOTA is high, SHARC_A is configured for link port booting. When LBOOTA is low, SHARC_A is configured for host processor booting or no booting. See the following table. This signal is a system configuration selection which should be hardwired.
BMSA	I/O/T <sup>2</sup>	<b>Boot Memory Select.</b> <i>Output:</i> Used as chip select for boot EPROM devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. <i>Input:</i> When low, indicates that no booting will occur and that SHARC_A will begin executing instructions from external memory. See the following table. This input is a system configuration selection which should be hardwired.
EBOOTBCD	Ι	<b>EPROM Boot Select.</b> (Common to SHARC_B, SHARC_C, SHARC_D) When EBOOTBCD is high, SHARC_B, C, D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for SHARC_B, C and D. See the following table. This signal is a system configuration selection which should be hardwired.
LBOOTBCD	I	<b>LINK Boot.</b> (Common to SHARC_B, SHARC_C, SHARC_D) When LBOOTBCD is high, SHARC_B, C, D are configured for link port booting. When LBOOTBCD is low, SHARC_B, C, D are configured for host processor booting or no booting. See the following table. This signal is a system configuration selection which should be hardwired.

Pin	Туре	Function						
BMSBCD	I/O/T <sup>2</sup>	<b>Boot Memory Select.</b> <i>Output:</i> Used as chip select for boot EPROM devices (when EBOOTBCD = 1, LBOOTBCD = 0). In a multiprocessor system, BMS is output by the bus master. <i>Input:</i> When low, indicates that no booting will occur and that SHARC_B, C, D will begin executing instructions from external memory. See table below. This input is a system configuration selection which should be hardwired.						
		EBOOT LBOOT BMS Booting Mode						
		10OutputEPROM (Connect BMS to EPROM chip select)001 (Input)Host Processor011 (Input)Link Port000 (Input)No Booting. Processor executes from external memory.010 (Input)Reserved11x (Input)Reserved						
TIMEXPy	0	<b>Timer Expired.</b> (Individual TIMEXP from y = SHARC_A, SHARC_B, SHARC_C, SHARC_D) Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.						
CLKIN	Ι	<b>Clock In.</b> (Common to all SHARCs) External clock input to the AD14160/AD14160L. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.						
RESET	I/A	<b>Module Reset.</b> (Common to all SHARCs) Resets the AD14160/AD14160L to a known state. This input must be asserted (low) at power-up.						
TCK	Ι	<b>Test Clock (JTAG).</b> (Common to all SHARCs) Provides an asynchronous clock for JTAG boundary scan.						
TMS	I/S	<b>Test Mode Select (JTAG).</b> (Common to all SHARCs) Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.						
TDI	I/S	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic chain starting at SHARC_A. TDI has a 20 k $\Omega$ internal pull-up resistor.						
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan chain path, from SHARC_D.						
TRST	I/A	<b>Test Reset (JTAG).</b> (Common to all SHARCs) Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the AD14160/AD14160L. TRST has a 20 k $\Omega$ internal pull-up resistor.						
EMU (O/D)	0	<b>Emulation Status.</b> (Common to all SHARCs) Must be connected to the ADSP-2106x EZ-ICE target board connector <i>only</i> .						
V <sub>DD</sub>	Р	<b>Power Supply.</b> Nominally +5.0 V dc for 5 V devices or +3.3 V dc for 3.3 V devices (50 pins).						
GND	G	Power Supply Return. (64 pins).						

NOTES <sup>1</sup>LINK PORTS 0 and 5 are connected internally as described earlier in Link Port I/O. <sup>2</sup>Three-statable only in EPROM boot mode (when  $\overline{BMS}$  is an output).

### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires that the AD14160/AD14160L's CLKIN (optional), TMS, TCK, TRST, TDI, TDO, EMU and GND signals be made accessible on the target system via a 14-pin connector (a pin strip header) such as that shown in Figure 6. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The length of the traces between the connector and the AD14160/ AD14160L's JTAG pins should be as short as possible.



*Figure 6. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)* 

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location; Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

The BTMS, BTCK,  $\overline{\text{BTRST}}$  and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins as shown in Figure 6. If you are not going to use the test access port for board testing, tie  $\overline{\text{BTRST}}$  to GND and tie or pull up BTCK to  $V_{\text{DD}}$ . The  $\overline{\text{TRST}}$  pin must be asserted after power-up (through  $\overline{\text{BTRST}}$  on the connector) or held low for proper operation of the AD14160/AD14160L. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 22 $\Omega$ Resistor (16 mA/3.2 mA Driver)
TCK	Driven at 10 MHz through 22 $\Omega$ Resistor (16 mA/
	3.2 mA Driver)
TRST	Driven by Open-Drain Driver* (Pulled Up by On-Chip
	20 kΩ Resistor)
TDI	Driven by 16 mA/3.2 mA Driver
TDO	One TTL Load, No Termination
CLKIN	One TTL Load, No Termination (Optional Signal)
EMU	4.7 kΩ Pull-Up Resistor, One TTL Load (Open-Drain
	Output from ADSP-2106x)

 $\star$ TRST is driven low until the EZ-ICE probe is turned on by the EZ-ICE software (after the invocation command).

Figure 7 shows JTAG scan path connections for the multiprocessor system.



Figure 7. JTAG Scan Path Connections for the AD14160/AD14160L

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the AD14160/ AD14160L and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 8 JTAG Clock Tree and Clock Distribution in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual*).

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.



Figure 8. JTAG Clocktree for Multiple ADSP-2106x Systems

# AD14160/AD14160L—SPECIFICATIONS **RECOMMENDED OPERATING CONDITIONS**

		BO	frade	KG	rade	
Parameter		Min	Max	Min	Max	Units
V <sub>DD</sub>	Supply Voltage (5 V)	4.75	5.25	4.75	5.25	v
22	Supply Voltage (3.3 V)	3.15	3.6	3.15	3.6	V
T <sub>CASE</sub>	Case Operating Temperature	-40	+100	0	+85	°C

### **ELECTRICAL CHARACTERISTICS (5 V, 3.3 V SUPPLY)**

Parameter		Case Temp	Test Level	Test Condition	5 V Min Typ		3.3 V Min Typ		Units
V <sub>IH1</sub>	High Level Input Voltage <sup>1</sup>	Full	T	$(a) V_{DD} = max$	2.0	V <sub>DD</sub> + 0.5	2.0	V <sub>DD</sub> + 0.5	v
V <sub>IH1</sub>	High Level Input Voltage <sup>2</sup>	Full	T	$(a) V_{DD} = max$	2.2	$V_{DD} + 0.5$ $V_{DD} + 0.5$		$V_{DD} + 0.5$ $V_{DD} + 0.5$	
V <sub>II</sub>	Low Level Input Voltage <sup>1, 2</sup>	Full	Ī	$(a) V_{DD} = min$	2.2	0.8	2.2	0.8	v
V <sub>OH</sub>	High Level Output Voltage <sup>3, 4</sup>	Full	ī	$@V_{DD} = min, I_{OH} = -2.0 \text{ mA}^4$	4.1	0.0	2.4	0.0	v
VOH	Low Level Output Voltage <sup>3, 4</sup>	Full	Ī	$(a) V_{DD} = min, I_{OL} = 4.0 \text{ mA}^4$	1.1	0.4	2.1	0.4	v
I <sub>IH</sub>	High Level Input Current <sup>5, 6</sup>	Full	Ī	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		10		10	μA
I <sub>IHX4</sub>	High Level Input Current <sup>7, 8</sup>	Full	Ī	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		40		40	μA
III.	Low Level Input Current <sup>5</sup>	Full	Ī	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10		10	μA
I <sub>ILX4</sub>	Low Level Input Current <sup>7</sup>	Full	Ī	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		40		40	μA
ILLA	Low Level Input Current <sup>6</sup>	Full	I	$(a)$ $V_{DD} = max$ , $V_{IN} = 0$ V		150		150	μA
I <sub>ILPX4</sub>	Low Level Input Current <sup>8</sup>	Full	I	(a) V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		600		600	μA
I <sub>OZH</sub>	Three-State Leakage Current <sup>9, 10, 11</sup>	Full	Ι	$(a)$ $V_{DD} = max$ , $V_{IN} = V_{DD} max$		10		10	μA
I <sub>OZHX4</sub>	Three-State Leakage Current <sup>12</sup>	Full	Ι	$(a)$ $V_{DD} = max$ , $V_{IN} = V_{DD} max$		40		40	μA
I <sub>OZL</sub>	Three-State Leakage Current <sup>9, 13</sup>	Full	Ι	$(a)$ $V_{DD} = max$ , $V_{IN} = 0$ V		10		10	μA
I <sub>OZLX4</sub>	Three-State Leakage Current <sup>12</sup>	Full	I	$(a)$ $V_{DD} = max$ , $V_{IN} = 0$ V		40		40	μA
I <sub>OZHP</sub>	Three-State Leakage Current <sup>13</sup>	Full	Ι	$\overset{\bigcirc}{@}$ V <sub>DD</sub> = max, V <sub>IN</sub> = V <sub>DD</sub> max		350		350	μA
I <sub>OZLC</sub>	Three-State Leakage Current <sup>14</sup>	Full	I	$(a)$ $V_{DD} = max$ , $V_{IN} = 0$ V		1.5		1.5	 mA
I <sub>OZLAR</sub>	Three-State Leakage Current <sup>11</sup>	Full	Ι	$\overset{\frown}{@}$ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		4.2		4.2	mA
I <sub>OZLA</sub>	Three-State Leakage Current <sup>15</sup>	Full	Ι	$(a) V_{DD} = max, V_{IN} = 2 V (3.3 V),$					
	C C			1.5 V (5 V)		350		350	μA
I <sub>OZLS</sub>	Three-State Leakage Current <sup>10</sup>	Full	Ι	(a) $V_{DD} = max$ , $V_{IN} = 0 V$		150		150	μA
I <sub>DDIN</sub>	Supply Current (Internal) <sup>16</sup>	Full	IV	$t_{CK} = 25 \text{ ns}, V_{DD} = \max$	1.4	3.4	1	2.2	A
I <sub>DDIDLE</sub>	Supply Current (Idle) <sup>17</sup>	Full	I	$V_{DD} = max$		800		760	mA
C <sub>IN</sub>	Input Capacitance <sup>18, 19</sup>	+25°C	V		15		15		pF

#### EXPLANATION OF TEST LEVELS

#### Test Level

- Π 100% Production Tested at +25°C, and Sample Tested at Specified Temperatures.
- III Sample Tested Only.
- IV Parameter is guaranteed by design and analysis, and characterization testing on discrete SHARCs.
- V Parameter is typical value only.
- VI All devices are 100% production tested at +25°C; sample tested at temperature extremes.

NOTES

<sup>1</sup>Applies to input and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, RD, WR, SW, ACK, SBTS, IRQy<sub>2-0</sub>, FLAGy0-3, HBG, CSy, DMARI, DMAR2, BR<sub>6-1</sub>, IDy0-2, RPBA, CPAy, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT<sub>3-0</sub>, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DRy0, DRy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1. <sup>2</sup>Applies to input pins: CLKIN, RESET, TRST.

<sup>3</sup>Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub> RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy0-3, TIMEXPy, HBG, REDY, DMAGI, DMAG2, BR<sub>6-1</sub>, CPAy, DTy0, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1, TFSy0, TFSy1, RFSy0, RFSy1 LyxDAT<sub>3-0</sub>, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU.

<sup>4</sup> See Output Drive Currents for typical drive current capabilities.
<sup>5</sup>Applies to input pins: IRQy<sub>2-0</sub>, CSy, IDy0-2, EBOOTA, LBOOTA.

<sup>4</sup>Applies to input pins with internal pull-ups: DRy0, DRy1, TDI. <sup>7</sup>Applies to bussed input pins: <u>SBTS</u>, HBR, <u>DMAR1</u>, <u>DMAR2</u>, RPBA, EBOOTBCD, LBOOTBCD, CLKIN, <u>RESET</u>, TCK. <sup>8</sup>Applies to bussed input pins with internal <u>pull-ups</u>: <u>TRST</u>, TMS.

<sup>9</sup>Applies to three-statable pins: FLAGy0-3, BMSA, TDO.

<sup>10</sup>Applies to three-statable pins with internal pull-ups: DTy0, TCLKy0, RCLKy0, DTy1, TCLKy1, RCLKy1.

<sup>11</sup>Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another

ADSP-2106x is not requesting bus mastership.) <sup>12</sup>Applies to bussed three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, REDY,  $\overline{HBG}$ ,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMSBCD}$ ,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-2106x is not requesting bus mastership. HBG and EMU are not tested for leakage current.)

<sup>100%</sup> Production Tested<sup>20</sup>. Τ

<sup>13</sup>Applies to three-statable pins with internal pull-downs: LyxDAT<sub>3-0</sub>, LyxCLK, LyxACK.

<sup>14</sup>Applies to  $\overline{CPA}$ y pin.

<sup>15</sup>Applies to ACK pin when keeper latch enabled.

<sup>16</sup> Applies to  $V_{DD}$  pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal memory block, and one DMA transfer occurring from/to internal memory at  $t_{CK}$  = 25 ns.

 $^{17}$ Applies to V<sub>DD</sub> pins. Idle denotes AD14160/AD14160L state during execution of IDLE instruction.

<sup>18</sup>Applies to all signal pins.

<sup>19</sup>Guaranteed but not tested.

<sup>20</sup>Link and Serial Ports: All are 100% tested at die level prior to assembly. All are 100% ac tested at module level; Link-4 and Serial-0 are also dc tested at the module level. See Timing Specifications.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage (5 V) $\dots \dots \dots$
Supply Voltage (3.3 V)
Input Voltage $\dots \dots \dots$
Output Voltage Swing $\dots \dots \dots$
Load Capacitance 200 pF
Junction Temperature Under Bias 130°C
Storage Temperature Range
Solder Ball Temperature (5 seconds) +230°C

\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY \_

The AD14160/AD14160L modules are ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

The ADSP-21060 processors include proprietary ESD protection circuitry to dissipate high energy discharges. Per method 3015 of MIL-STD-883, the ADSP-21060 processors have been classified as a Class 2 device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.



### TIMING SPECIFICATIONS

#### **GENERAL NOTES**

This data sheet represents production released specifications for the AD14160L (3.3 V), and the AD14160 (5 V). The ADSP-21060 die components are 100% tested, and the assembled AD14160/AD14160L units are again extensively tested atspeed, and across-temperature. Parametric limits were established from the ADSP-21060 characterization followed by further design/analysis of the AD14160/AD14160L package characteristics. The specifications shown are based on a CLKIN frequency of 40 MHz (t<sub>CK</sub> = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the t<sub>CK</sub> specification; see "Clock Input" below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

$$DT = t_{CK} - 25 ns$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others.

While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain(A/D) = Active Drain

		40 M	Hz-5 V	40 MH	40 MHz-3.3 V		
Parameter		Min	Max	Min	Max	Units	
Clock Inpu	t						
Timing Requ	urements:						
t <sub>CK</sub>	CLKIN Period	25	100	25	100	ns	
t <sub>CKL</sub>	CLKIN Width Low	7		8.75		ns	
t <sub>CKH</sub>	CLKIN Width High	5		5		ns	
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3		3	ns	



Figure 9. Clock Input

		40 MHz-5 V		40 MHz-3.3 V			
Parameter		Min	Max	Min	Max	Units	
Reset							
Timing Requi	rements:						
t <sub>WRST</sub>	RESET Pulsewidth Low <sup>1</sup>	$4t_{CK}$		4t <sub>CK</sub>		ns	
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	14.5 + DT/2	t <sub>CK</sub>	14.5 + DT/2	t <sub>CK</sub>	ns	

NOTES

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while  $\overline{\text{RESET}}$  is low, assuming stable V<sub>DD</sub> and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.



Figure 10. Reset

		40 MHz-5 V		40 MHz-3.3 V			
Parameter		Min	Max	Min	Max	Units	
Interrupts							
Timing Requirem	ients:						
t <sub>SIR</sub>	IRQ <sub>2-0</sub> Setup Before CLKIN High <sup>1</sup>	18 + 3DT/4		18 + 3DT/4		ns	
t <sub>HIR</sub>	IRQ <sub>2-0</sub> Hold Before CLKIN High <sup>1</sup>		12 + 3DT/4		12 + 3DT/4	ns	
t <sub>IPW</sub>	$\overline{\mathrm{IRQ}}_{2-0}$ Pulsewidth <sup>2</sup>	$2 + t_{CK}$		$2 + t_{CK}$		ns	

NOTES

 $^1 \text{Only}$  required for  $\overline{\text{IRQx}}$  recognition in the following cycle.

<sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.



Figure 11. Interrupts

	40 M	Hz-5 V	40 MH	z-3.3 V		
Parameter	Min	Max	Min	Max	Units	
Timer						
Switching Characteristic:						
t <sub>DTEX</sub> CLKIN High to TIMEXP		15.5		15.5	ns	



		40 MHz-5 V		40 MHz-3.3 V		
Paramet	Parameter		Max	Min	Max	Units
Flags						
Timing R	lequirements:					
t <sub>SFI</sub>	FLAG3-0 <sub>IN</sub> Setup Before CLKIN High <sup>1</sup>	8 + 5DT/16		8 + 5DT/16		ns
t <sub>HFI</sub>	FLAG3-0 <sub>IN</sub> Hold After CLKIN High <sup>1</sup>	0 - 5DT/16		0 - 5DT/16		ns
t <sub>DWRFI</sub>	FLAG3-0 <sub>IN</sub> Delay After RD/WR Low <sup>1</sup>		5 + 7DT/16		5 + 7DT/16	ns
t <sub>HFIWR</sub>	FLAG3-0 <sub>IN</sub> Hold After $\overline{\text{RD}}/\overline{\text{WR}}$ Deasserted <sup>1</sup>	0.5		0.5		ns
Switching	characteristics:					
t <sub>DFO</sub>	FLAG3-0 <sub>OUT</sub> Delay After CLKIN High		16.5		16.5	ns
t <sub>HFO</sub>	FLAG3-0 <sub>OUT</sub> Hold After CLKIN High	4		4		ns
t <sub>DFOE</sub>	CLKIN High to FLAG3-0 <sub>OUT</sub> Enable	3		3		ns
t <sub>DFOD</sub>	CLKIN High to FLAG3-0 <sub>OUT</sub> Disable		14.5		14.5	ns

NOTE <sup>1</sup>Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.



Figure 13. Flags

### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14160/ AD14160L is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		40 MHz-5 V	7	40 MHz-3.3 V		
Paramete	Parameter		Max	Min	Max	Units
Timing Rea	quirements:					
t <sub>DAD</sub>	Address, Selects Delay to Data Valid <sup>1, 2</sup>		17 + DT + W		17 + DT + W	ns
t <sub>DRLD</sub>	$\overline{\text{RD}}$ Low to Data Valid <sup>1</sup>		11 + 5DT/8 + W		11 + 5DT/8 + W	ns
t <sub>HDA</sub>	Data Hold from Address <sup>3</sup>	1.5		1.5		ns
t <sub>HDRH</sub>	Data Hold from $\overline{\text{RD}}$ High <sup>3</sup>	3		3		ns
t <sub>DAAK</sub>	ACK Delay from Address <sup>2, 4</sup>		13 + 7DT/8 + W		13 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{\text{RD}}$ Low <sup>4</sup>		7 + DT/2 + W		7 + DT/2 + W	ns
Switching	Characteristics:					
t <sub>DRHA</sub>	Address Hold After RD High	-1 + H		-1 <b>+</b> H		ns
t <sub>DARL</sub>	Address to $\overline{\text{RD}}$ Low <sup>2</sup>	1 + 3DT/8		1 + 3DT/8		ns
t <sub>RW</sub>	RD Pulsewidth	12.5 + 5DT/8 + W	7	12.5 + 5DT/8 + W	7	ns
t <sub>RWR</sub>	$\overline{\text{RD}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAGx}}$ Low	7.5 + 3DT/8 + HI		7.5 + 3DT/8 + HI		ns
t <sub>SADADC</sub>	Address Setup Before ADRCLK High <sup>2</sup>	-0.5 + DT/4		-0.5 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

H =  $t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

#### NOTES

<sup>1</sup>Data Delay/Setup: User must meet t<sub>DAD</sub> or t<sub>DRLD</sub> or synchronous spec t<sub>SSDATI</sub>.

<sup>2</sup>For  $\overline{MSx}$ ,  $\overline{\overline{SW}}$ ,  $\overline{\overline{BMS}}$ , the falling edge is referenced.

<sup>3</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous spec t<sub>HDATI</sub>. See System Hold Time Calculation under Test Conditions for the calculation of hold times given capacitive and dc loads.

 $^{4}$ ACK Delay/Setup: User must meet  $t_{DSAK}$  or  $t_{DAAK}$  or synchronous specification  $t_{SACKC}$ .



Figure 14. Memory Read—Bus Master

### Memory Write-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the AD14160/ AD14160L is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		40 MHz-5	V	40 MHz-3.3	V	
Paramete	er	Min	Max	Min	Max	Units
Timing Re	quirements:					
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>1, 2</sup>		13 + 7DT/8 + W		13 + 7DT/8 + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{WR}$ Low <sup>1</sup>		7 + DT/2 + W		7 + DT/2 + W	ns
Switching	Characteristics:					
t <sub>DAWH</sub>	Address, Selects to $\overline{WR}$ Deasserted <sup>2</sup>	16 + 15DT/16 + W		16 + 15DT/16 + W		ns
t <sub>DAWL</sub>	Address, Selects to $\overline{WR}$ Low <sup>2</sup>	2 + 3DT/8		2 + 3DT/8		ns
t <sub>WW</sub>	WR Pulsewidth	12 + 9DT/16 + W		12 + 9DT/16 + W		ns
t <sub>DDWH</sub>	Data Setup Before WR High	6 + DT/2 + W		6 + DT/2 + W		ns
t <sub>DWHA</sub>	Address Hold After WR Deasserted	0 + DT/16 + H		0 + DT/16 + H		ns
t <sub>DATRWH</sub>	Data Disable After $\overline{WR}$ Deasserted <sup>3</sup>	0.5 + DT/16 + H	7 + DT/16 + H	0.5 + DT/16 + H	7 + DT/16 + H	ns
t <sub>WWR</sub>	$\overline{WR}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAGx}$ Low	7.5 + 7DT/16 + H		7.5 + 7DT/16 + H		ns
t <sub>DDWR</sub>	Data Disable Before $\overline{WR}$ or $\overline{RD}$ Low	4 + 3DT/8 + I		4 + 3DT/8 + I		ns
t <sub>WDE</sub>	$\overline{\mathrm{WR}}$ Low to Data Enabled	–1.5 + DT/16		-1.5 + DT/16		ns
t <sub>SADADC</sub>	Address, Selects to ADRCLK High <sup>2</sup>	–0.5 + DT/4		-0.5 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

#### NOTES

<sup>1</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub>.

<sup>2</sup>For  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{BMS}$ , the falling edge is referenced.

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 15. Memory Write—Bus Master

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master). When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

		40 MI	Iz-5 V	40 MHz	z-3.3 V	
Paramet	er	Min	Max	Min	Max	Units
Timing Re	equirements:					
t <sub>SSDATI</sub>	Data Setup Before CLKIN	3.5 + DT/8		3.5 + DT/8		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	3.5 – DT/8		3.5 – DT/8		ns
t <sub>DAAK</sub>	ACK Delay After Address,					
	$\overline{\text{MS}}$ x, $\overline{\text{SW}}$ , $\overline{\text{BMS}}^{1,2}$		13 + 7 DT/8 + W		13 + 7 DT/8 + W	ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>2</sup>	7 + DT/4		7 + DT/4		ns
t <sub>HACKC</sub>	ACK Hold After CLKIN	-1 - DT/4		-1 - DT/4		ns
Savitching	Characteristics:					
-	Address, $\overline{MSx}$ , $\overline{BMS}$ , $\overline{SW}$ Delay					
t <sub>DADRO</sub>	After CLKIN <sup>1</sup>		8 - DT/8		8 - DT/8	
t	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$ , $\overline{\text{SW}}$ Hold		0 - D1/0		8 - D1/8	ns
t <sub>HADRO</sub>	After CLKIN	-1 - DT/8		-1 - DT/8		ns
+	PAGE Delay After CLKIN	9 + DT/8	16.5 + DT/8	-1 - D1/8 9 + DT/8	16.5 + DT/8	ns
t <sub>DPGC</sub>	$\overline{\text{RD}}$ High Delay After CLKIN	-2 - DT/8	5 - DT/8	-2 - DT/8	5 - DT/8	ns
t <sub>DRDO</sub>	$\overline{WR}$ High Delay After CLKIN	-2 = D1/3 -3 = 3DT/16	5 - 3DT/16	-3 - 3DT/16	5 - 3DT/16	ns
t <sub>DWRO</sub>	$\overline{\text{RD}}/\overline{\text{WR}}$ Low Delay After CLKIN	-3 = 3D1/10 8 + DT/4	13.5 + DT/4	-3 = 3D1/10 8 + DT/4	13.5 + DT/4	ns
t <sub>DRWL</sub>	Data Delay After CLKIN	0 T D1/4	13.3 + D1/4 20 + 5DT/16	0 T D1/4	13.3 + D1/4 20 + 5DT/16	ns
t <sub>SDDATO</sub>	Data Disable After CLKIN <sup>3</sup>	0 - DT/8	20 + 3D1/10 8 – DT/8	$0 - \mathrm{DT/8}$	20 + 3D1/10 8 - DT/8	
t <sub>DATTR</sub>	ADRCLK Delay After CLKIN	$\frac{0 - D1/8}{4 + DT/8}$	8 - D1/8 10.5 + DT/8	0 = DT/8 4 + DT/8	8 - D1/8 10.5 + DT/8	ns ns
t <sub>DADCCK</sub>	ADRCLK Delay After CLKIN ADRCLK Period		$10.0 \pm D1/0$	/ 2	$10.0 \pm D1/0$	ns
t <sub>ADRCK</sub>		$t_{CK}$		$t_{CK}$		
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns

W = (number of Wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

NOTES

<sup>1</sup>For  $\overline{MS}x$ ,  $\overline{SW}$ ,  $\overline{BMS}$ , the falling edge is referenced.

<sup>2</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub>.

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 16. Synchronous Read/Write—Bus Master

#### Synchronous Read/Write-Bus Slave

Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

		40 MHz-	5 V	40 MHz-	3.3 V	
Parameter		Min	Max	Min	Max	Units
Timing Require	ments:					
t <sub>SADRI</sub>	Address, SW Setup Before CLKIN	15.5 + DT/2		15.5 + DT/2		ns
t <sub>HADRI</sub>	Address, SW Hold Before CLKIN		5 + DT/2		5 + DT/2	ns
t <sub>SRWLI</sub>	RD/WR Low Setup Before CLKIN <sup>1</sup>	10 + 5DT/16		10 + 5DT/16		ns
t <sub>HRWLI</sub>	RD/WR Low Hold After CLKIN	-4 - 5DT/16	7.5 + 7DT/16	-4 - 5DT/16	7.5 + 7DT/16	ns
t <sub>RWHPI</sub>	RD/WR Pulse High	3		3		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	6		6		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1.5		1.5		ns
Switching Char	acteristics:					
t <sub>SDDATO</sub>	Data Delay After CLKIN		20 + 5DT/16		20 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	0 - DT/8	8 - DT/8	0 - DT/8	8 - DT/8	ns
t <sub>DACKAD</sub>	ACK Delay After Address, $\overline{SW}^3$		10		10	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>3</sup>	-1 - DT/8	7 - DT/8	-1 - DT/8	7 - DT/8	ns

NOTES

<sup>1</sup>t<sub>SRWL1</sub> (min) = 10 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWLI}$  (min) = 4.5 + DT/8.

<sup>2</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

<sup>3</sup>t<sub>DACKAD</sub> is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 19 + 3DT/4. If the address and  $\overline{SW}$  inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t<sub>ACKTR</sub>.



Figure 17. Synchronous Read/Write—Bus Slave

#### **Multiprocessor Bus Request and Host Bus Request**

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106x's ( $\overline{BRx}$ ) or a host processor ( $\overline{HBR}$ ,  $\overline{HBG}$ ).

		40 MHz-5	V	40 MHz-3.	3 V	
Paramete	r	Min	Max	Min	Max	Units
Timing Red	juirements:					
t <sub>HBGRCSV</sub>	$\overline{\text{HBG}}$ Low to $\overline{\text{RD}}/\overline{\text{WR}}/\overline{\text{CS}}$ Valid <sup>1</sup>		19.5 + 5DT/4		19.5 + 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	20 + 3DT/4		20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold Before CLKIN <sup>2</sup>		14 + 3DT/4		14 + 3DT/4	ns
t <sub>SHBGI</sub>	HBG Setup Before CLKIN	13 + DT/2		13 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold Before CLKIN High		6 + DT/2		6 + DT/2	ns
t <sub>SBRI</sub>	BRx, CPA Setup Before CLKIN <sup>3</sup>	13.5 + DT/2		13.5 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold Before CLKIN High		6 + DT/2		6 + DT/2	ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	21.5 + 3DT/4		21.5 + 3DT/4		ns
t <sub>HRPBAI</sub>	RPBA Hold Before CLKIN		12 + 3DT/4		12 + 3DT/4	ns
Switching (	Characteristics:					
t <sub>DHBGO</sub>	HBG Delay After CLKIN		7.5 - DT/8		7.5 - DT/8	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>DBRO</sub>	BRx Delay After CLKIN		8 - DT/8		8 - DT/8	ns
t <sub>HBRO</sub>	BRx Hold After CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay After CLKIN		8.5 - DT/8		8.5 - DT/8	ns
t <sub>TRCPA</sub>	CPA Disable After CLKIN	-2 - DT/8	5 - DT/8	-2 - DT/8	5 - DT/8	ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from $\overline{CS}$					
	and $\overline{\text{HBR}}$ Low <sup>4</sup>		9.5		10.25	ns
t <sub>TRDYHG</sub>	REDY (O/D) Disable or REDY (A/D)					
	High from $\overline{\text{HBG}}^4$	43.5 + 27DT/16		43.5 + 27DT/16	5	ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from $\overline{\text{CS}}$ or $\overline{\text{HBR}}$					
	$\mathrm{High}^4$		11		11	ns

NOTES

<sup>1</sup>For first asynchronous access after  $\overline{\text{HBR}}$  and  $\overline{\text{CS}}$  asserted,  $\text{ADDR}_{31-0}$  must be a non-MMS value 1/2  $t_{\text{CK}}$  before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by  $t_{\text{HBGRCSV}}$  after HBG goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HBG}}$  is asserted.

<sup>2</sup>Only required for recognition in the current cycle.

<sup>3</sup>CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $^{4}(O/D)$  = open drain, (A/D) = active drive.



Figure 18. Multiprocessor Bus Request and Host Bus Request

#### Asynchronous Read/Write—Host to AD14160/AD14160L

Use these specifications for asynchronous host processor accesses of an AD14160/AD14160L, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the AD14160/AD14160L,

the host can drive the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  pins to access the AD14160/ AD14160L's internal memory or IOP registers.  $\overline{\text{HBR}}$  and  $\overline{\text{HBG}}$ are assumed low for this timing.

		40 MHz-	-5 V	40 MHz-3	3.3 V	
Paramete	r	Min	Max	Min	Max	Units
Lead Cyc	le					
Timing Red	quirements:					
t <sub>SADRDL</sub>	Address Setup/ $\overline{\text{CS}}$ Low Before $\overline{\text{RD}}$ Low <sup>1</sup>	1		1		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{\text{CS}}$ Hold Low After $\overline{\text{RD}}$	1		1		ns
t <sub>WRWH</sub>	RD/WR High Width	6		6		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0.5		0.5		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0.5		0.5		ns
Switching (	Characteristics:					
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	1		1		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After RD Low		11		11.5	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	45 + DT		45 + DT		ns
t <sub>HDARWH</sub>	Data Disable After RD High	2	9.5	2	10	ns
Write Cyc	cle					
Timing Red						
t <sub>SCSWRL</sub>	$\overline{\text{CS}}$ Low Setup Before $\overline{\text{WR}}$ Low	0		0		ns
t <sub>HCSWRH</sub>	$\overline{\text{CS}}$ Low Hold After $\overline{\text{WR}}$ High	0.5		0.5		ns
t <sub>SADWRH</sub>	Address Setup Before WR High	6		6		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2.5		2.5		ns
t <sub>WWRL</sub>	WR Low Width	7		7		ns
t <sub>WRWH</sub>	RD/WR High Width	6		6		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0.5		0.5		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	6		6		ns
t <sub>HDATWH</sub>	Data Hold After $\overline{WR}$ High	1.5		1.5		ns
Switching (	Characteristics:					
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		11		11.5	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	15		15		ns
t <sub>SRDYCK</sub>	REDY (O/D) or (A/D) Disable to CLKIN	0.5 + 7DT/16	8 + 7 DT / 16	0.5 + 7DT/16	8 + 7DT/16	ns

#### NOTE

<sup>1</sup>Not required if  $\overline{\text{RD}}$  and address are valid t<sub>HBGRCSV</sub> after  $\overline{\text{HBG}}$  goes low. For first access after  $\overline{\text{HBR}}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value 1/2 t<sub>CLK</sub> before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{\text{HBG}}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HBG}}$  is asserted. For address bits to be driven during asynchronous host accesses, see Table 8.2 of the *ADSP-2106x SHARC User's Manual*.



O/D = OPEN DRAIN, A/D = ACTIVE DRIVE

Figure 19a. Synchronous REDY Timing

### READ CYCLE



#### WRITE CYCLE



Figure 19b. Asynchronous Read/Write—Host to ADSP-2106x

### Three-State Timing-Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{\text{SBTS}}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{\text{SBTS}}$  pin.

		40 MHz-:	5 V	40 MHz-3.3	3 V	
Parameter		Min	Max	Min	Max	Units
Timing Requ	irements:					
t <sub>STSCK</sub>	SBTS Setup Before CLKIN	12 + DT/2		12 + DT/2		ns
t <sub>HTSCK</sub>	SBTS Hold Before CLKIN		6 + DT/2		6 + DT/2	ns
Switching C	haracteristics:					
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	-1.5 - DT/8		-1.25 - DT/8		ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>1</sup>	-1.5 - DT/8		-1.5 - DT/8		ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	-1.5 - DT/8		-1.5 - DT/8		ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN		1 - DT/4		1 - DT/4	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN <sup>1</sup>		2.5 - DT/4		2.5 - DT/4	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN		2.5 - DT/4		2.5 - DT/4	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>2</sup>	9 + 5DT/16		9 + 5DT/16		ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	0 - DT/8	8 - DT/8	0 - DT/8	8 - DT/8	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>2</sup>	7.5 + DT/4		7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	-1 - DT/8	7 - DT/8	-1 - DT/8	7 - DT/8	ns
t <sub>ADCEN</sub>	ADRCLK Enable After CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>ADCTR</sub>	ADRCLK Disable After CLKIN		8.5 - DT/4		8.5 - DT/4	ns
t <sub>MTRHBG</sub>	Memory Interface Disable Before HBG Low <sup>3</sup>	-0.5 + DT/8		-0.5 + DT/8		ns
t <sub>MENHBG</sub>	Memory Interface Enable After HBG High <sup>3</sup>	18.5 + DT		18.5 + DT		ns

#### NOTES

<sup>1</sup>Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAG}$ .

<sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write. <sup>3</sup>Memory Interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, BMS (in EPROM boot mode).



MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, HBG, PAGE, DMAGx. BMS (IN EPROM BOOT MODE)

Figure 20. Three-State Timing

### DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes  $\overline{\text{DMAR}}$  is used to initiate transfers. For handshake mode,  $\overline{\text{DMAG}}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , PAGE,  $\overline{\text{MS}}_{3-0}$ , ACK, and  $\overline{\text{DMAG}}$  signals. For Paced Master mode, the data

transfer is controlled by ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}_{3-0}$ , and ACK (not  $\overline{\text{DMAG}}$ ). For Paced Master mode, the "Memory Read–Bus Master", "Memory Write–Bus Master", and "Synchronous Read/Write–Bus Master" timing specifications for ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}_{3-0}$ ,  $\overline{\text{SW}}$ , PAGE, DATA<sub>47-0</sub>, and ACK also apply.

		40 MHz-5 V		40 MHz-3.3 V	/	
Paramete	r	Min	Max	Min	Max	Units
Timing Red	quirements:					
t <sub>SDRLC</sub>	DMARx Low Setup Before CLKIN <sup>1</sup>	5.5		5.5		ns
t <sub>SDRHC</sub>	DMARx High Setup Before CLKIN <sup>1</sup>	5.5		5.5		ns
t <sub>WDR</sub>	DMARx Width Low (Nonsynchronous)	6		6		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>2</sup>		9 + 5DT/8		9 + 5DT/8	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	2.5		2.5		ns
t <sub>DATDRH</sub>	Data Valid After DMAGx High <sup>2</sup>		15 + 7DT/8		15 + 7DT/8	ns
t <sub>DMARLL</sub>	DMAGx Low Edge to Low Edge	23 + 7DT/8		23 + 7DT/8		ns
t <sub>DMARH</sub>	DMAGx Width High	6		6		ns
Switching (	Characteristics:					
t <sub>DDGL</sub>	DMAGx Low Delay After CLKIN	9 + DT/4	16 + DT/4	9 + DT/4	16 + DT/4	ns
t <sub>WDGH</sub>	DMAGx High Width	6 + 3DT/8		6 + 3DT/8		ns
t <sub>WDGL</sub>	DMAGx Low Width	12 + 5DT/8		12 + 5DT/8		ns
t <sub>HDGC</sub>	DMAGx High Delay After CLKIN	-2 - DT/8	7 - DT/8	-2 - DT/8	7 - DT/8	ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>3</sup>	7 + 9DT/16		7 + 9DT/16		ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>4</sup>	-0.5	8	-0.5	8	ns
t <sub>DGWRF</sub>	WR Low Before DMAGx Low	-0.5	2.5	-0.5	2.5	ns
t <sub>DGWRH</sub>	DMAGx Low Before WR High	9.5 + 5 DT/8 + W		9.5 + 5DT/8 + W		ns
t <sub>DGWRR</sub>	WR High Before DMAGx High	0.5 + DT/16	3.5 + DT/16	0.5 + DT/16	3.5 + DT/16	ns
t <sub>DGRDF</sub>	RD Low Before DMAGx Low	-0.5	2.5	-0.5	2.5	ns
t <sub>DRDGH</sub>	RD Low Before DMAGx High	10.5 + 9DT/16 + W	,	10.5 + 9DT/16 + W	7	ns
t <sub>DGRDR</sub>	RD High Before DMAGx High	-0.5	3.5	-0.5	3.5	ns
t <sub>DGWR</sub>	$\overline{\text{DMAG}}$ x High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ , $\overline{\text{DMAG}}$ x Low	5 + 3DT/8 + HI		5 + 3DT/8 + HI		ns
t <sub>DADGH</sub>	Address/Select Valid to DMAGx High	16 + DT		16 + DT		ns
t <sub>DDGHA</sub>	Address/Select Hold After DMAGx High	-1.5		-1.5		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

#### NOTES

<sup>1</sup>Only required for recognition in the current cycle.

 $^{2}t_{\text{SDATDGL}}$  is the data setup requirement if  $\overline{\text{DMAR}}x$  is not being used to hold off completion of a write. Otherwise, if  $\overline{\text{DMAR}}x$  low holds off completion of the write, the data can be driven  $t_{\text{DATDRH}}$  after  $\overline{\text{DMAR}}x$  is brought high.  $^{3}t_{\text{VDATDGH}}$  is valid if  $\overline{\text{DMAR}}x$  is not being used to hold off completion of a read. If  $\overline{\text{DMAR}}x$  is used to prolong the read, then  $t_{\text{VDATDGH}} = 7 + 9\text{DT}/16 + (n \times t_{CK})$  where

 $^{3}$ t<sub>VDATDGH</sub> is valid if  $\overline{\text{DMAR}}$ x is not being used to hold off completion of a read. If  $\overline{\text{DMAR}}$ x is used to prolong the read, then t<sub>VDATDGH</sub> = 7 + 9DT/16 + (n × t<sub>CK</sub>) where *n* equals the number of extra cycles that the access is prolonged.

<sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



\* "MEMORY READ – BUS MASTER," "MEMORY WRITE – BUS MASTER," AND "SYNCHRONOUS READ/WRITE – BUS MASTER" TIMING SPECIFICATIONS FOR ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{MS}}_{3-0}$  AND ACK ALSO APPLY HERE.

Figure 21. DMA Handshake Timing

### Link Ports: $1 \times CLK$ Speed Operation

		40 MHz-5 V		40 MHz-3.3 V		
Parameter		Min	Max	Min	Max	Units
Receive						
Timing Red	nuirements:					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	3.5		3		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	3		3		ns
t <sub>LCLKIW</sub>	LCLK Period $(1 \times \text{Operation})$	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	6		6		ns
t <sub>LCLKRWH</sub>	LCLK Width High	5		5		ns
Switching (	Characteristics:					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High	18 + DT/2	29 + DT/2	18 + DT/2	29 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>1</sup>	-3	13.5	-3	13.5	ns
t <sub>ENDLK</sub>	LACK Enable from CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable from CLKIN		20.5 + DT/2		20.5 + DT/2	ns
Transmit						
Timing Req	uirements:					
t <sub>SLACH</sub>	LACK Setup Before LCLK High	18		20		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	-7		-7		ns
Switching (	Characteristics:					
t <sub>DLCLK</sub>	LCLK Delay After CLKIN (1 × Operation)		16		17	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High		3.5		3	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-3		-3		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1$	$(t_{CK}/2) + 1.25$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1.25$	$(t_{CK}/2) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High	$(t_{CK}/2) + 8.5$	$(3 \times t_{CK}/2) + 17.5$	$(t_{CK}/2) + 8$	$(3 \times t_{CK}/2) + 18$	ns
t <sub>ENDLK</sub>	LDAT, LCLK Enable After CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LDAT, LCLK Disable After CLKIN		20.5 + DT/2		20.5 + DT/2	ns
	Service Request Interrupts: $1 \times and$					
$2 \times $ Speed	l Operations					
Timing Req	quirements:					
t <sub>SLCK</sub>	LACK/LCLK Setup Before CLKIN Low <sup>2</sup>	10		10		ns
t <sub>HLCK</sub>	LACK/LCLK Hold After CLKIN Low <sup>2</sup>	2		2		ns

### NOTES

 $^{1}$ LACK will go low with  $t_{DLALC}$  relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.  $^{2}$ Only required for interrupt recognition in the current cycle.

### Link Ports: $2 \times CLK$ Speed Operation

		40 MHz-5 V		40 MHz-3.3 V		
Parameter		Min	Max	Min	Max	Units
Receive						
Timing Requ	irements:					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	2.5		2.25		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	2.25		2.25		ns
t <sub>LCLKIW</sub>	LCLK Period (2 × Operation)	t <sub>CK</sub> /2		$t_{CK}/2$		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	4.5		5		ns
t <sub>LCLKRWH</sub>	LCLK Width High	4.25		4		ns
Switching Cl	haracteristics:					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High	18 + DT/2	29 + DT/2	18 + DT/2	30 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>1</sup>	6	16.5	6	18.5	ns
Transmit						
Timing Requ	irements:					
t <sub>SLACH</sub>	LACK Setup Before LCLK High	19		19		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	-6.75		-6.5		ns
Switching Cl	haracteristics:					
t <sub>DLCLK</sub>	LCLK Delay After CLKIN		8.5		8.5	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High		3		2.75	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-2		-2		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	$(t_{CK}/4) - 1$	$(t_{CK}/4) + 1$	$(t_{CK}/4) - 0.75$	$(t_{CK}/4) + 1.5$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	$(t_{CK}/4) - 1$	$(t_{CK}/4) + 1$	$(t_{CK}/4) - 1.5$	$(t_{CK}/4) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High	$(t_{CK}/4) + 9$	$(3 \times t_{\rm CL}/4) + 17$	$(t_{CK}/4) + 9$	$(3 \times t_{\rm CL}/4) + 17$	ns

NOTE <sup>1</sup>LACK will go low with t<sub>DLALC</sub> relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.



THE **t<sub>SLACH</sub> REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE TRANSMITTED.** 

#### RECEIVE



### LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION



LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.

#### LINK PORT INTERRUPT SETUP TIME



Figure 22. Link Ports

Serial P	orts					1
		40 MHz-5 V		40 MHz-3.3 V		
Paramet	ter	Min	Max	Min	Max	Units
External	Clock					
Timing Re	equirements:					
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	4		4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>1</sup>	4		4		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width	9.5		9		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns
Internal	Clock					
Timing Re	equirements:					
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	1		1		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	3		3		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		3		ns
External	or Internal Clock					
Switching	Characteristics:					
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>3</sup>		13.5		13.5	ns
t <sub>HFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>3</sup>	3		3		ns
External	Clock					
	Characteristics:					
t <sub>DFSE</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>3</sup>		13.5		13.5	ns
t <sub>HFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>3</sup>	3		3		ns
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>3</sup>		16.5		16.5	ns
t <sub>HDTE</sub>	Transmit Data Hold After TCLK <sup>3</sup>	5		5		ns
Internal	Clock					
	Characteristics:					
t <sub>DFSI</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>3</sup>		4.5		4.5	ns
t <sub>HFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>3</sup>	-1.5		-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>3</sup>		7.5		7.5	ns
t <sub>HDTI</sub>	Transmit Data Hold After TCLK <sup>3</sup>	0		0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width	(SCLK/2) – 2	(SCLK/2) + 2	(SCLK/2) – 2.5	(SCLK/2) + 2.5	ns
Enable a	nd Three-State					
	Characteristics:					
t <sub>DDTEN</sub>	Data Enable from External TCLK <sup>3</sup>	3.5		4		ns
t <sub>DDTTE</sub>	Data Disable from External TCLK <sup>3</sup>		11	_	11	ns
t <sub>DDTIN</sub>	Data Enable from Internal TCLK <sup>3</sup>	0		0		ns
t <sub>DDTTI</sub>	Data Disable from Internal TCLK <sup>3</sup>		3		3	ns
t <sub>DCLK</sub>	TCLK/RCLK Delay from CLKIN		22.5 + 3DT/8		22.5 + 3DT/8	ns
t <sub>DPTR</sub>	SPORT Disable After CLKIN		17.5		17.5	ns
	Late Frame Sync					
	Characteristics:					
	Data Delay from Late External TFS or		12.5		13.3	ns
DDILF3E	External RFS with MCE = 1, MFD = $0^4$					
t <sub>DDTENFS</sub>	Data Enable from Late FS or MCE = 1, MFD = $0^4$	3		3.5		ns

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

NOTES

<sup>1</sup>Referenced to sample edge.

 ${}^{2}$ RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.  ${}^{3}$ Referenced to drive edge.

 ${}^{4}MCE$  = 1, TFS enable and TFS valid follow t<sub>DDTLFSE</sub> and t<sub>DDTENFS</sub>.







NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.





### JTAG Test Access Port and Emulation

Parameter		40 MHz-5 V		40 MHz-3.3 V		
		Min	Max	Min	Max	Units
Timing Red	quirements:					
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5.5		5.5		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6.5		6.5		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	8		8		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	18.5		19		ns
t <sub>TRSTW</sub>	TRST Pulsewidth	4t <sub>CK</sub>		4t <sub>CK</sub>		ns
Switching (	Characteristics:					
t <sub>DTDO</sub>	TDO Delay from TCK Low		13.5		13.5	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>2</sup>		20		20	ns

NOTES

<sup>1</sup>System Inputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{HBR}}$ ,  $\overline{\text{HBG}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\overline{\text{BR}}_{6-1}$ , RPBA, IDy2-0,  $\overline{\text{IRQ}}_{2-0}$ , FLAGy3-0, DRy0, DyR1, TCLKy0, TCLKy1, RCLKy1, TFSy0, TFSy1, RFSy1, RFSy1, LxDAT <sub>3-0</sub>, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{BMS}$ , CLKIN,  $\overline{RESET}$ . <sup>2</sup>System Outputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , ACK, PAGE, ADRCLK,  $\overline{SW}$ ,  $\overline{HBG}$ ,  $\overline{REDY}$ ,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR}_{6-1}$ ,  $\overline{CPA}$ , FLAG<sub>2-0</sub>, TIMEXP, DT0,

DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT 3-0, LxCLK, LxACK, BMS.



Figure 25. IEEE 11499.1 JTAG Test Access Port
#### **OUTPUT DRIVE CURRENTS**

Figure 26 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.



Figure 26. ADSP-2106x Typical Drive Currents ( $V_{DD} = 5 V$ )



Figure 27. ADSP-2106x Typical Drive Currents (V<sub>DD</sub> = 3.3 V)

#### POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

#### $P_{INT} = I_{DDIN} \times V_{DD}$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

#### Example:

Estimate  $P_{\text{EXT}}$  with the following assumptions:

- -A system with one bank of external data memory RAM (32-bit).
- -Four  $128K \times 8$  RAM chips are used, each with a load of 10 pF. -External data memory writes occur every other cycle, a rate
- of  $1/(4t_{CK})$ , with 50% of the pins switching.
- –The instruction cycle rate is 40 MHz ( $t_{CK}$  = 25 ns) and  $V_{DD}$  = 3.3 V.

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

Pin Type	# of Pins	% Switching	×C	×	$\times$ V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
Address	15	50	× 55 pF	× 20 MHz	× 10.9 V	= 0.089 W
MS0	1	0	× 55 pF	× 20 MHz	× 10.9 V	= 0.00 W
WR	1	-	× 55 pF	$\times 40 \text{ MHz}$	× 10.9 V	= 0.024 W
Data	32	50	imes 25 pF	$\times 20 \text{ MHz}$	× 10.9 V	= 0.087 W
ADRCLK	1	-	imes 15 pF	× 40 MHz	× 10.9 V	= 0.007 W

 $P_{EXT} (3.3 \text{ V}) = 0.207 \text{ W}$  $P_{EXT} (5 \text{ V}) = 0.476 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 V)$$

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Also note that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### TEST CONDITIONS

### Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \,\Delta V}{I_I}$$

The output disable time,  $t_{DIS}$ , is the difference between  $t_{MEASURED}$ and  $t_{DECAY}$  as shown in Figure 28. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time,  $t_{ENA}$ , is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 28). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V. C<sub>L</sub> is the total bus capacitance (per data line), and I<sub>L</sub> is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{HDWD}$  for the write cycle).



Figure 29. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

I<sub>OH</sub>



Figure 30. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 29). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 31, 32, 33 and 34 show how output rise time varies with capacitance. Figures 35 and 36 graphically show how output delays and holds vary with load capacitance. (Note that these graphs or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of Figures 31 through 36 may not be linear outside the ranges shown.



Figure 31. Typical Output Rise Time (10%–90%) vs. Load Capacitance ( $V_{DD} = 5 V$ )



Figure 32. Typical Output Rise Time (10%–90%) vs. Load Capacitance (V<sub>DD</sub> = 3.3 V)



Figure 33. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance ( $V_{DD} = 5 V$ )



Figure 34. Typical Output Rise Time (0.8 V –2.0 V) vs. Load Capacitance ( $V_{DD} = 3.3$  V)



Figure 35. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 5 V$ )



Figure 36. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 3.3 V$ )

#### ASSEMBLY RECOMMENDATIONS

#### **Socket Information**

Standard sockets are available from 3M and Plastronics. The 3M socket used is the BGA III style. The customer must specify how they want the socket populated with pins and a slight modification is required to compensate for the tolerance of the package thickness.

#### **PCB Board Layout**

A classical dog bone style pad should be used. A solder pad diameter of 0.65 mm is recommended. The pad should be non-soldermask defined.





#### **Solder Paste Printing**

A solder paste print of 0.7 mm diameter with thickness of 0.15 to 0.2 mm is recommended. Normal solder paste alloy can be used, i.e., 60/40, 63/37, etc.

#### **Reflow Profile**

The profile shown below is recommended.



#### Signal Pad Assignment Topology

The AD14160/AD14160L signal pad assignments were carefully analyzed for improved board routing and maximum reliability. By restricting the required 432 I/O to the inner 25 mm circle, TCE mismatch concerns are minimized. (BGA ball patterns of 25 mm size are well characterized and documented.) The signal I/O is carefully placed and grouped to minimize pin escape difficulties in routing. Redundant power/ground contact pads are also provided (but not required) to improve the thermal performance and the ground bounce performance of the package (see Figure 42).

#### **DENSITY IMPROVEMENTS**

In addition to careful considerations to performance characteristics such as ground bounce, signal quality, and noise isolation, the AD14160/AD14160L also provides significant density advantages.

#### **Board Area Reduction**

The minimally packaged AD14160/AD14160L CBGA reduces required board area by approximately 75%.



#### **Embedded Wiring**

Forty feet of optimized routing is embedded in four integrated signal routing layers (in addition to power and ground planes). This eliminated hundreds of feet of multiprocessing interconnect on the target PCB; thereby, also reducing board cost and required routing layers.

#### **GROUND BOUNCE ESTIMATE**

Ground bounce diminishes noise margins in a system and must be held as low as possible. Ground bounce results from switching output pins from a high to a low state with the ensuing discharge current creating a voltage across the parasitic inductance of the MCM's ground pins (and to a lesser extent across the wirebond wires connecting the ground pads). A useful model for calculating the level of ground bounce is shown below (Johnson, Howard W. and Graham, Martin, "High-Speed Digital Design," Prentice Hall p67, 1993).

V<sub>DD</sub> V<sub>IN</sub> O V<sub>GND</sub> V<sub>GND</sub> SHARC DIE V<sub>IN</sub> O V<sub>GND</sub> STSTEM GROUND PLANE

Figure 40.

In the Quad-SHARC module, the worse case ground bounce condition occurs during an external memory operation in which 86 signals switch simultaneously from high to low. Because of the ground planes embedded within the substrate of the module, the effective ground pin inductance is found by dividing the CBGA's single ground pin inductance, estimated to be about 3 nH, by the 64 ground pins resulting in  $L_{GND} = 0.05$  nH. Typical output fall times for varying load conditions can be obtained from this data sheet.

The induced voltage generated by the switching currents is given by

$$V_{GND} = L_{GND} \ \frac{d}{dt} \ (I_{DISCHARGE})$$

Assuming the voltage waveform is an integrated Gaussian pulse, the peak amplitude is approximated by

$$V_{GND}|$$
 max =  $L_{GND} \frac{1.52\Delta V}{T_{10-90}^2} C$ .

Calculated ground bounce maximum values for the CBGA module are listed below.

Load per Output (pF)	Fall Time (ns)	Ground Bounce (V)
20	1.8	0.161
100	4.2	0.148
200	7.4	0.095

#### **Thermal Characteristics**

The AD14160/AD14160L is packaged in a 452-lead ceramic ball grid array (CBGA). The package is optimized for thermal conduction through the core (base of the package) down to the mounting surface. The AD14160/AD14160L is specified for a case temperature ( $T_{CASE}$ ). Design of the mounting surface and attachment material should be such that  $T_{CASE}$  is not exceeded.

### $\theta_{JC} = 0.36^{\circ}C/W$

#### **Thermal Cross-Section**

The data below, together with the detailed mechanical drawings at the end of the data sheet, allows for constructing simple thermal models for further analysis within targeted systems. The top layer of the package, where the die are mounted, is a metal  $V_{DD}$  layer. The approximate metal area coverage from the metal planes and routing layers is estimated below.

#### Thermal Conductivity

Material	Thermal Conductivity W/cm°C
Ceramic	0.18
Kovar	0.14
Tungsten	1.78
Thermoplastic	0.03
Silicon	1.45

#### Metal Coverage Per Layer

Layer	Percent Metal (1 Mil Thick)
V <sub>DD</sub>	87
SIG2	12
SIG3	12
GND	89
SIG4	14
SIG5	13
BASE	91
	1

(Assume Uniformly Distributed)





Figure 42. Board Footprint for AD14160/AD14160L Quad SHARC BGA

### MECHANICAL CHARACTERISTICS

Lid Deflection Analysis



Figure 43. Deflection (mils) vs. External Pressure

#### **Mechanical Model**

The data below, together with the detailed mechanical drawings at the end of the data sheet, allows for construction of simple mechanical models for further analysis within targeted systems.

#### **Mechanical Properties**

Material	Modulus of Elasticity
Ceramic	$26 \times 10^3 \text{ kg/mm}^2$
Kovar	$14.1 \times 10^{3} \text{ kg/mm}^{2}$
Tungsten	$35 \times 10^3 \text{ kg/mm}^2$
Thermoplastic	$279 \text{ kg/mm}^2$
Silicon	$11 \times 10^3 \text{ kg/mm}^2$



The following pages list two separate pin listings. The first is ordered by pin number and the second is an alphabetical list by pin name. Note that there are many not required or redundant pins beyond the standard package 452 leads. These pins are noted in parentheses. For example: (GND), (VDD), (unused), (TEST). These pins are extraneous and only the redundant (GND) and (VDD) should be connected if desired.

#### 452-LEAD CBGA PIN CONFIGURATION



### PIN CONFIGURATIONS (Pin Order Listing)

Pin No	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
		C1	(GND)	E1	(GND)	G1	(GND)	J1	(GND)	L1	(GND)
		C2	(GND)	E2	(unused)	G2	(unused)	J2	(unused)	L2	(unused)
A3	(GND)	C3	(unused)	E3	(unused)	G3	(unused)	J3	(unused)	L3	(unused)
44	(GND)	C4	(VDD)	E4	(unused)	G4	(unused)	J4	(unused)	L4	(unused)
۹5	(GND)	C5	(unused)	E5	(GND)	G5	(GND)	J5	(GND)	L5	(GND)
<b>A</b> 6	(GND)	C6	(unused)	E6	(unused)	G6	(unused)	J6	(unused)	L6	(unused)
17	(GND)	C7	(unused)	E7	(GND)	G7	(GND)	J7	(GND)	L7	(GND)
48	(GND)	C8	(unused)	E8	(unused)	G8	(unused)	J8	(unused)	L8	(unused)
49	(GND)	C9	(unused)	E9	(GND)	G9	(GND)	19	(GND)	L9	(TEST10)
A10	(GND)	C10		E10	(unused)	G10	(unused)	J10	(unused)	L10	DATA30
A11	(GND)	C10	· /	E11	(GND)	G10 G11	(GND)	J11	(TEST11)	L10 L11	DATA22
112	(GND)		(unused)	E12	(unused)		(unused)	J12	DATA10	L11 L12	DATA12
A13	(GND)		(unused)	E12 E13	(GND)	G12 G13	(GND)	J12 J13	LB2ACK	L12 L13	LB4ACK
14	(GND)		(unused)	E13 E14	(unused)		(unused)	J14	LB2CLK	L15 L14	LB4ACK LB4CLK
	· /		(unused)	E14	· /	G14		I15	LB2CLK LB2DAT0		
115	(GND)				(GND)		(GND)			L15	LB4DAT0
16	(GND)		(unused)	E16	(unused)		GND	J16	LB2DAT1	L16	LB4DAT1
17	(GND)		(unused)	E17	(unused)	G17	LB1DAT2	J17	GND	L17	LB4DAT2
18	(GND)		(GND)	E18	(VDD)		LB1DAT3	J18	VDD	L18	LB4DAT3
19	(GND)		(VDD)	E19	(VDD)	G19	RFSA1	J19	DRA1	L19	TCLKA1
20	(GND)	C20		E20	(unused)	G20	RFSA0	J20	DRA0	L20	TCLKA0
21	(GND)	C21		E21	(unused)	G21	VDD	J21	ACK	L21	RESET
22	(GND)	C22		E22	(GND)	G22	(GND)	J22	PAGE	L22	LA2ACK
23	(GND)	C23		E23	(unused)	G23	(unused)	J23	GND	L23	LA2CLK
24	(GND)	C24	(unused)	E24	(GND)	G24	(GND)	J24	VDD	L24	LA2DAT0
125	(GND)	C25	• •	E25	(unused)	G25	(unused)	J25	GND	L25	LA2DAT1
26	(GND)	C26		E26	(GND)	G26	(GND)	J26	(TEST14)	L26	LA2DAT2
27	(GND)	C27		E27	(unused)	G27	(unused)	J27	(unused)	L27	LA2DAT3
28	(GND)	C28		E28	(GND)	G28	(GND)	J28	(GND)	L28	(TEST15)
29	(GND)	C29		E29	(unused)	G29	(unused)	J29	(unused)	L29	(unused)
.30	(GND)	C30		E30	(GND)	G30	(GND)	J30	(GND)	L30	(GND)
.31	(GND)	C31		E31	(unused)	G31	(unused)	J31	(unused)	L30 L31	(unused)
.32	(GND)		(unused)	E31 E32	(GND)	G32	(GND)	J32	(GND)	L31 L32	(GND)
			(GND)	E32 E33		G32 G33		J33		L32 L33	
.33	(GND)				(unused)		(unused)		(unused)		(unused)
.34	(GND)		(unused)	E34	(unused)	G34	(unused)	J34	(unused)	L34	(unused)
			(VDD)	E35	(unused)	G35	(unused)	J35	(unused)	L35	(unused)
			(GND)	E36	(GND)	G36	(GND)	J36	(GND)	L36	(GND)
		D1	(GND)	F1	(GND)	H1	(GND)	K1	(GND)	M1	(GND)
32	(GND)	D2	(unused)	F2	(unused)	H2	(unused)	K2	(unused)	M2	(unused)
33	(unused)	D3	(unused)	F3	(unused)	H3	(unused)	K3	(unused)	M3	(unused)
84	(unused)	D4	(GND)	F4	(GND)	H4	(GND)	K4	(GND)	M4	(GND)
35	(unused)	D5	(unused)	F5	(unused)	H5	(unused)	K5	(unused)	M5	(unused)
<b>8</b> 6	(unused)	D6	(GND)	F6	(GND)	H6	(GND)	K6	(GND)	M6	(GND)
37	(unused)	D7	(unused)	F7	(unused)	H7	(unused)	K7	(unused)	M7	(unused)
8	(unused)	D8	(GND)	F8	(GND)	H8	(GND)	K8	(GND)	M8	(TEST10)
9	(unused)	D9	(unused)	F9	(unused)	H9	(unused)	K9	(unused)	M9	RFSB0
10	(unused)	D10	(GND)	F10	(GND)	H10	(GND)	K10	GND	M10	DATA31
11	(unused)		(unused)	F11	(unused)	H11	(unused)	K11	DATA21	M11	DATA23
12	(unused)		(GND)	F12	(GND)		(TEST11)		DATA11		DATA13
13	(unused)		(unused)	F13	(unused)	H13	LBIACK	K13	LB3ACK	M13	DATA2
14	(unused)		(GND)	F14	(GND)	H14	LBICLK	K13	LB3CLK	M14	DATA0
15	(unused)	D15		F15	(unused)	H15	LB1DAT0	K11 K15	LB3DAT0	M15	DMAG1
16	(unused)	D15		F16	(GND)	H16	LBIDAT0	K15	LB3DAT1	M15 M16	
17	(unused)	D10	· · ·	F10	(TEST12)	H17	LB1DAT1 LB2DAT2	K10 K17	LB3DAT2	M10 M17	DMAR2
18	(unused)	D17	· /	F17	(TEST12) (TEST12)	H18	LB2DAT2 LB2DAT3	K17 K18	LB3DAT2 LB3DAT3	M17 M18	VDD
	· · ·		(VDD) (VDD)								
19	(unused)		· /	F19	(TEST13)	H19	RCLKA1	K19	TFSA1	M19	
20	(unused)	D20	· /	F20	(TEST13)	H20	RCLKA0	K20	TFSA0	M20	DTA0
21	(unused)	D21		F21	(GND)	H21	REDY	K21	CSA	M21	CPAA
22	(unused)	D22		F22	(unused)	H22	VDD	K22	LAIACK	M22	
23	(unused)	D23		F23	(GND)	H23	GND	K23	LA1CLK	M23	LA3CLK
24	(unused)	D24	· /	F24	(unused)	H24	VDD	K24	LA1DAT0		LA3DAT0
25	(unused)	D25		F25	(GND)	H25	(TEST14)	K25	LA1DAT1		LA3DAT1
26	(unused)	D26		F26	(unused)	H26	(unused)	K26	LA1DAT2		LA3DAT2
27	(unused)	D27	(GND)	F27	(GND)	H27	(GND)	K27	LA1DAT3	M27	LA3DAT3
28	(unused)	D28		F28	(unused)	H28	(unused)	K28	(unused)	M28	VDD
29	(unused)	D29		F29	(GND)	H29	(GND)	K29	(GND)	M29	(TEST15)
30	(unused)	D30	· ·	F30	(unused)	H30	(unused)	K30	(unused)	M30	(unused)
31	(unused)	D31		F31	(GND)	H31	(GND)	K31	(GND)	M31	(GND)
32	(unused)	D31		F32	(unused)	H32	(unused)	K31	(unused)	M32	(unused)
33	(unused)	D32		F32	(GND)	H32 H33	(GND)	K32 K33	(GND)	M32 M33	(GND)
	· · ·										
34	(unused)		(unused)	F34	(unused)	H34	(unused)	K34	(unused)	M34	(unused)
4 5	(GND)	D35		F35	(unused)	H35	(unused)	K35	(unused)	M35	(unused)
35		D36	(GND)	F36	(GND)	H36	(GND)	K36	(GND)	M36	(GND)

### PIN CONFIGURATIONS (Pin Order Listing Continued)

Pin No	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
N1	(GND)	R1	(GND)	U1	(GND)	W1	(GND)	AA1	(GND)	AC1	(GND)
N2	(unused)	R2	(unused)	U2	(unused)	W2	(GND)	AA2	(unused)	AC2	(unused)
N3	(unused)	R3	(unused)	U3	(unused)	W3	(VDD)	AA3	(unused)	AC3	(unused)
N4	(unused)	R4	(unused)	U4	(unused)	W4	(VDD)	AA4	(GND)	AC4	(GND)
N5	(GND)	R5	(GND)	U5	(unused)	W5	(VDD)	AA5	(unused)	AC5	(unused)
N6	(unused)	R6	(unused)	U6	(TEST9)	W6	(TEST8)	AA6	(GND)	AC6	(GND)
N7	(GND)	R7	(GND)	U7	GND	W7	GND	AA7	GND	AC7	(unused)
N8	<b>VDD</b>	R8	RCLKB1	U8	TFSB1	W8	DTB1	AA8	HBR	AC8	GND
N9	RCLKB0	R9	TFSB0	U9	DTB0	W9	DATA46	AA9	BR2	AC9	BR4
N10	DATA32	R10	DATA34	U10	DATA36	W10	DATA38	AA10	CPAB	AC10	FLAGC0
N11	DATA24	R11	DATA26	U11	CLKIN	W11	DATA29	AA11	DATA44	AC11	RCLKC1
N12	DATA14	R12	DATA16	U12	DATA18	W12	DATA20	AA12	DATA42	AC12	RCLKC0
N13	DATA3	R13	DATA5	U13	DATA7	W13	DATA9	AA13	DATA40	AC13	ADRCLK
N14	DATA1	R14	GND	U14	VDD	W14	(unused)	AA14	(unused)	AC14	VDD
N15	DMAG2	R15	GND	U15	GND	W15	(unused)	AA15	(unused)	AC15	VDD
N16	SBTS	R16	GND	U16	TIMEXPB	W16	GND	AA16	GND	AC16	VDD
N17	(unused)	R17	IRQB0	U17	VDD	W17	VDD	AA17	GND	AC17	VDD
N18	(unused)	R18	IRQB1	U18	VDD	W18	VDD	AA18	GND	AC18	GND
N19	(unused)	R19	IRQB2	U19	VDD	W19	VDD	AA19	GND	AC19	GND
N20	(unused)	R20	GND	U20	VDD	W20	GND	AA20	GND	AC20	GND
N21	(unused)	R21	GND	U21	VDD	W21	VDD	AA21	VDD	AC21	VDD
N22	LA4ACK	R22	GND	U22	GND	W22	VDD	AA22	VDD	AC22	VDD
N23	LA4CLK	R23	RPBA	U23	GND	W23	GND	AA23	GND	AC23	TIMEXPC
N24	LA4DAT0	R24	MS0	U24	ADDR24	W24	ADDR16	AA24	ADDR8	AC24	ADDR0
N25	LA4DAT1	R25	MS1	U25	ADDR25	W25	ADDR17	AA25	ADDR9	AC25	ADDR1
N26	LA4DAT2	R26	MS2	U26	ADDR26	W26	ADDR18	AA26	ADDR10	AC26	ADDR2
N27	LA4DAT3	R27	MS3	U27	ADDR27	W27	ADDR19	AA27	ADDR11	AC27	ADDR3
N28	GND	R28	IDA0	U28	IRQA2	W28	FLAGA3	AA28	FLAGD1	AC28	FLAGD3
N29	VDD	R29	LBOOTA	U29	IRQA1	W29	FLAGA2	AA29	IRQD1	AC29	VDD
N30	(GND)	R30	(GND)	U30	TDOA	W30	TDI	AA30	VDD	AC30	(unused)
N31	(unused)	R31	(unused)	U31	(TEST16)	W31	(TEST1)	AA31	(GND)	AC31	(GND)
N32	(GND)	R32	(GND)	U32	(unused)	W32	(VDD)	AA32	(unused)	AC32	(unused)
N33	(unused)	R33	(unused)	U33	(unused)	W33	(VDD)	AA33	(GND)	AC33	(GND)
N34	(unused)	R34	(unused)	U34	(unused)	W34	(GND)	AA34	(unused)	AC34	(unused)
N35	(unused)	R35	(unused)	U35	(unused)	W35	(VDD)	AA35	(unused)	AC35	(unused)
N36	(GND)	R36	(GND)	U36	(GND)	W36	(GND)	AA36	(GND)	AC36	(GND)
P1	(GND)	T1	(GND)	V1	(GND)	Y1	(GND)	AB1	(GND)	AD1	(GND)
P2	(unused)	T2	(unused)	V2	(GND)	Y2	(unused)	AB2	(unused)	AD1 AD2	(unused)
P3	(unused)	T3	(unused)	V3	(VDD)	Y3	(unused)	AB3	(unused)	AD2	(unused)
P4	(GND)	T4	(GND)	V4	(VDD)	Y4	(unused)	AB4	(unused)	AD4	(unused)
P5	(unused)	T5	(unused)	V <sup>4</sup> V5	(VDD)	Y5	(unused)	AB4 AB5	(GND)	AD4 AD5	(GND)
P6	(GND)	T6	(GND)	V6	(TEST9)	Y6	(TEST8)	AB5 AB6	(unused)	AD5 AD6	(unused)
P7	(unused)	T7	VDD	V0 V7	CSB	Y7	VDD	AB0 AB7	(GND)	AD0 AD7	(GND)
P8	RFSB1	T8	DRB1	V8	TCLKB1	Y8	$\frac{VDD}{SW}$	AB7 AB8	HBG	AD7 AD8	(UND) VDD
P9	DRB0	T9	TCLKB0	V9	DATA45	Y9	BR1	AB9	BR3	AD8 AD9	BR5
P10	DATA33	T10	DATA35	V9 V10	DATA37	Y10	DATA47	AB10	GND	AD9 AD10	FLAGC1
P10 P11	DATA25	T10 T11	DATA35 DATA27	V10 V11	DATA28	Y11	DATA47 DATA43	AB10 AB11	RFSC1	AD10 AD11	DRC1
	DATA15	T12	DATA17	V11 V12	DATA19	Y12		AB11 AB12		AD11 AD12	
P12	DATA1						DATA41 DATA39		RFSC0 TDOB		DRC0 CPAC
P13 P14	GND	T13 T14	DATA6 VDD	V13 V14	DATA8 FLAGB0	Y13 Y14	(unused)	AB13 AB14	(unused)	AD13 AD14	$\frac{CPAC}{CSC}$
P14 P15	GND GND	T14 T15	GND	V14 V15	FLAGB0 FLAGB1	Y14 Y15	(unused)	AB14 AB15	(unused) (unused)	AD14 AD15	EMU
P15 P16	IDB0	T15 T16	GND GND	V15 V16	FLAGB1 FLAGB2	Y15 Y16	(unused) GND	AB15 AB16	(unused) GND	AD15 AD16	GND
P10 P17	IDB0 IDB1	T10 T17	GND GND	V10 V17	FLAGB2 FLAGB3	Y10 Y17	GND GND	AB10 AB17	GND GND	AD16 AD17	TMS
	IDB1 IDB2		GND GND					AB17 AB18			TRST
P18		T18		V18	VDD VDD	Y18	VDD	-	GND	AD18	
P19	(unused)	T19	GND	V19	VDD	Y19	VDD	AB19	GND	AD19	RFSD1
P20	(unused)	T20	(unused)	V20	GND	Y20	VDD	AB20	VDD	AD20	RFSD0
P21	(unused)	T21	(unused)	V21	VDD	Y21	VDD	AB21	VDD	AD21	BMSBCD
P22	GND	T22	(unused)	V22	BMSA	Y22	GND	AB22	VDD	AD22	LD1ACK
P23	GND	T23	(unused)	V23	GND	Y23	GND	AB23	VDD	AD23	LD1CLK
P24	GND	T24	ADDR28	V24	ADDR20	Y24	ADDR12	AB24	ADDR4	AD24	LD1DAT0
P25	GND	T25	ADDR29	V25	ADDR21	Y25	ADDR13	AB25	ADDR5	AD25	LD1DAT1
P26	GND	T26	ADDR30	V26	ADDR22	Y26	ADDR14	AB26	ADDR6	AD26	LD1DAT2
P27	GND	T27	ADDR31	V27	ADDR23	Y27	ADDR15	AB27	ADDR7	AD27	LD1DAT3
P28	IDA1	T28	IRQA0	V28	FLAGA0	Y28	FLAGD0	AB28	FLAGD2	AD28	TIMEXPD
P29	IDA2	T29	EBOOTA	V29	FLAGA1	Y29	IRQD0	AB29	IRQD2	AD29	GND
P30	(unused)	T30	GND	V30	TIMEXPA	Y30	GND	AB30	(GND)	AD30	(GND)
P31	(GND)	T31	(GND)	V31	(TEST16)	Y31	(TEST1)	AB31	(unused)	AD31	(unused)
P32	(unused)	T32	(unused)	V32	(VDD)	Y32	(unused)	AB32	(GND)	AD32	(GND)
P33	(GND)	T33	(GND)	V33	(VDD)	Y33	(unused)	AB33	(unused)	AD33	(unused)
P34	(unused)	T34	(unused)	V34	(GND)	Y34	(unused)	AB34	(unused)	AD34	(unused)
	( 1)	T35	(unused)	V35	(VDD)	Y35	(unused)	AB35	(unused)	AD35	(unused)
P35 P36	(unused) (GND)	T36	(GND)	V36	(GND)	Y36	(unuseu)	AB36	(GND)	AD36	(GND)

Pin No	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
AE1	(GND)	AG1	(GND)	AJ1	(GND)	AL1	(GND)	AN1	(GND)		
AE2	(unused)	AG2	(unused)	AJ2	(unused)	AL2	(unused)	AN2	(unused)	AR2	(GND)
AE3	(unused)	AG3	(unused)	AJ3	(unused)	AL3	(unused)	AN3	(unused)	AR3	(unused)
AE4	(GND)	AG4	(GND)	AJ4	(GND)	AL4	(GND)	AN4	(GND)	AR4	(unused)
AE5	(unused)	AG5	(unused)	AJ5	(unused)	AL5	(unused)	AN5 AN6	(unused)	AR5	(unused)
AE6 AE7	(GND) (unused)	AG6 AG7	(GND) (unused)	AJ6 AJ7	(GND) (unused)	AL6 AL7	(GND) (unused)	AN0 AN7	(GND) (unused)	AR6 AR7	(unused) (unused)
AE8	(TEST7)	AG7 AG8	(GND)	AJ8	(GND)	AL8	(GND)	AN8	(GND)	AR8	(unused)
AE9	BR6	AG9	(unused)	AJ9	(unused)	AL9	(unused)	AN9	(unused)	AR9	(unused)
AE10	FLAGC2	AG10	GND	AJ10	(GND)	AL10	(GND)	AN10	(GND)	AR10	(unused)
AE11	TFSC1	AG11	DTC1	AJ11	(unused)	AL11	(unused)	AN11	(unused)	AR11	(unused)
AE12	TFSC0	AG12	DTC0	AJ12	(TEST6)	AL12	(GND)	AN12	(GND)	AR12	(unused)
AE13	LC1ACK	AG13	IRQC0	AJ13	LC4ACK	AL13	(unused)	AN13	(unused)	AR13	(unused)
AE14	LC1CLK	AG14	IRQC1	AJ14	LC4CLK	AL14	(GND)	AN14	(GND)	AR14	(unused)
AE15 AE16	LC1DAT0 LC1DAT1	AG15 AG16	IRQC2 IDC0	AJ15 AJ16	LC4DAT0 LC4DAT1	AL15 AL16	(unused) (GND)	AN15 AN16	(unused) (GND)	AR15 AR16	(unused) (unused)
AE10 AE17	LC1DAT2	AG10 AG17	IDC0 IDC1	AJ17	LC4DAT1 LC4DAT2	AL10 AL17	(TEST5)	AN17	(unused)	AR10 AR17	(unused)
AE18	LC1DAT3	AG18	IDC1 IDC2	AJ18	LC4DAT2 LC4DAT3	AL18	(TEST5)	AN18	(VDD)	AR18	(unused)
AE19	RCLKD1	AG19	TFSD1	AJ19	DTD1	AL19	(TEST4)	AN19	(VDD)	AR19	(unused)
AE20	RCLKD0	AG20	TFSD0	AJ20	DTD0	AL20	(TEST4)	AN20	(unused)	AR20	(unused)
AE21	WR	AG21	CSD	AJ21	CPAD	AL21	(GND)	AN21	(GND)	AR21	(unused)
AE22	LD2ACK	AG22	LD4ACK	AJ22	TDO	AL22	(unused)	AN22	(unused)	AR22	(unused)
AE23	LD2CLK	AG23	LD4CLK	AJ23	LBOOTBCD	AL23	(GND)	AN23	(GND)	AR23	(unused)
AE24	LD2DAT0	AG24	LD4DAT0	AJ24	TCK	AL24	(unused)	AN24	(unused)	AR24	(unused)
AE25	LD2DAT1	AG25	LD4DAT1	AJ25	(TEST3)	AL25	(GND)	AN25	(GND)	AR25	(unused)
AE26	LD2DAT2 LD2DAT3	AG26	LD4DAT2	AJ26	(unused)	AL26	(unused)	AN26	(unused)	AR26	(unused)
AE27 AE28	VDD	AG27 AG28	LD4DAT3 (unused)	AJ27 AJ28	(GND) (unused)	AL27 AL28	(GND) (unused)	AN27 AN28	(GND) (unused)	AR27 AR28	(unused) (unused)
AE28 AE29	(TEST2)	AG28 AG29	(GND)	AJ28 AJ29	(GND)	AL28 AL29	(GND)	AN29	(GND)	AR28 AR29	(unused)
AE30	(unused)	AG30	(unused)	AJ30	(unused)	AL30	(unused)	AN30	(unused)	AR30	(unused)
AE31	(GND)	AG31	(GND)	AJ31	(GND)	AL31	(GND)	AN31	(GND)	AR31	(unused)
AE32	(unused)	AG32	(unused)	AJ32	(unused)	AL32	(unused)	AN32	(unused)	AR32	(unused)
AE33	(GND)	AG33	(GND)	AJ33	(GND)	AL33	(GND)	AN33	(GND)	AR33	(unused)
AE34	(unused)	AG34	(unused)	AJ34	(unused)	AL34	(unused)	AN34	(unused)	AR34	(unused)
AE35	(unused)	AG35	(unused)	AJ35	(unused)	AL35	(unused)	AN35	(unused)	AR35	(GND)
AE36	(GND)	AG36	(GND)	AJ36	(GND)	AL36	(GND)	AN36	(GND)		
AF1	(GND)	AH1	(GND)	AK1	(GND)	AM1	(GND)	AP1	(GND)		
AF2 AF3	(unused) (unused)	AH2 AH3	(unused) (unused)	AK2 AK3	(unused) (unused)	AM2 AM3	(unused) (unused)	AP2 AP3	(GND) (unused)	AT3	(GND)
AF4	(unused)	AH4	(unused)	AK4	(unused)	AM4	(unused)	AP4	(VDD)	AT4	(GND)
AF5	(GND)	AH5	(GND)	AK5	(GND)	AM5	(GND)	AP5	(unused)	AT5	(GND)
AF6	(unused)	AH6	(unused)	AK6	(unused)	AM6	(unused)	AP6	(unused)	AT6	(GND)
AF7	(GND)	AH7	(GND)	AK7	(GND)	AM7	(GND)	AP7	(unused)	AT7	(GND)
AF8	(unused)	AH8	(unused)	AK8	(unused)	AM8	(unused)	AP8	(unused)	AT8	(GND)
AF9	(TEST7)	AH9	(GND)	AK9	(GND)	AM9	(GND)	AP9	(unused)	AT9	(GND)
AF10	FLAGC3	AH10	(unused)	AK10	(unused)	AM10	(unused)	AP10	(unused)	AT10	(GND)
AF11	TCLKC1	AH11	(TEST6)	AK11	(GND)	AM11	(GND)	AP11	(unused)	AT11	(GND)
AF12 AF13	TCLKC0 LC2ACK	AH12 AH13	VDD LC3ACK	AK12 AK13	(unused) (GND)	AM12 AM13	(unused) (GND)	AP12 AP13	(unused) (unused)	AT12 AT13	(GND) (GND)
AF14	LC2CLK	AH14	LC3CLK	AK13 AK14	(unused)	AM13 AM14	(unused)	AP14	(unused)	AT14	(GND)
AF15	LC2DAT0	AH15	LC3DAT0	AK15	(GND)	AM15	(GND)	AP15	(unused)	AT15	(GND)
AF16	LC2DAT1	AH16	LC3DAT1	AK16	GND	AM16	(unused)	AP16	(unused)	AT16	(GND)
AF17	LC2DAT2	AH17	LC3DAT2	AK17	VDD	AM17	(unused)	AP17	(unused)	AT17	(GND)
AF18	LC2DAT3	AH18	LC3DAT3	AK18	GND	AM18	(VDD)	AP18	(GND)	AT18	(GND)
AF19	DRD1	AH19	TCLKD1	AK19	VDD	AM19	(VDD)	AP19	(VDD)	AT19	(GND)
AF20	DRD0	AH20	TCLKD0	AK20	VDD	AM20	(unused)	AP20	(unused)	AT20	(GND)
AF21	RD	AH21	IDD0	AK21	GND	AM21	(unused)	AP21	(unused)	AT21	(GND)
AF22 AF23	LD3ACK LD3CLK	AH22 AH23	IDD1 IDD2	AK22 AK23	(GND) (unused)	AM22 AM23	(GND) (unused)	AP22 AP23	(unused) (unused)	AT22 AT23	(GND) (GND)
AF23 AF24	LD3CLK LD3DAT0	AH23 AH24	EBOOTBCD	AK23 AK24	(GND)	AM23 AM24	(GND)	AP23 AP24	(unused)	AT23 AT24	(GND) (GND)
AF24 AF25	LD3DAT1	AH25	TDOC	AK24 AK25	(unused)	AM24 AM25	(unused)	AP25	(unused)	AT24 AT25	(GND)
AF26	LD3DAT2	AH26	(TEST3)	AK26	(GND)	AM26	(GND)	AP26	(unused)	AT26	(GND)
AF27	LD3DAT3	AH27	(unused)	AK27	(unused)	AM27	(unused)	AP27	(unused)	AT27	(GND)
AF28	(TEST2)	AH28	(GND)	AK28	(GND)	AM28	(GND)	AP28	(unused)	AT28	(GND)
AF29	(unused)	AH29	(unused)	AK29	(unused)	AM29	(unused)	AP29	(unused)	AT29	(GND)
AF30	(GND)	AH30	(GND)	AK30	(GND)	AM30	(GND)	AP30	(unused)	AT30	(GND)
AF31	(unused)	AH31	(unused)	AK31	(unused)	AM31	(unused)	AP31	(unused)	AT31	(GND)
AF32	(GND) (unused)	AH32	(GND)	AK32	(GND)	AM32	(GND)	AP32	(unused)	AT32	(GND)
A E 2 2		AH33	(unused)	AK33	(unused)	AM33	(unused)	AP33	(GND)	AT33	(GND)
AF33	· · ·		(unused)	ΔV21	(unused)	Δ λ λ 2 4	(unused)	AD24	(In second)	AT24	(GND)
AF33 AF34 AF35	(unused) (unused)	AH34 AH35	(unused) (unused)	AK34 AK35	(unused) (unused)	AM34 AM35	(unused) (unused)	AP34 AP35	(unused) (VDD)	AT34	(GND)

### PIN CONFIGURATIONS (Alphabetical Listing)

ACK ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	J21 AC24 AC25 AC26 AC27 AB24 AB25 AB26 AB27 AA24 AA25	DATA21 DATA22 DATA23 DATA24 DATA25 DATA25 DATA26 DATA27 DATA28	K11 L11 M11 N11 P11 R11	GND GND GND GND	N28 P14 P15	IRQA0 IRQA1	T28	LC2DAT2	AF17	TCLKD0	AH20
ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR8 ADDR9 ADDR10 ADDR11	AC25 AC26 AC27 AB24 AB25 AB26 AB27 AA24 AA25	DATA23 DATA24 DATA25 DATA26 DATA27 DATA28	M11 N11 P11 R11	GND GND		IROA1	TIOO	I CODATO			
ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	AC26 AC27 AB24 AB25 AB26 AB27 AA24 AA25	DATA24 DATA25 DATA26 DATA27 DATA28	N11 P11 R11	GND	D15		U29	LC2DAT3	AF18	TCLKD1	AH19
ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	AC27 AB24 AB25 AB26 AB27 AA24 AA25	DATA25 DATA26 DATA27 DATA28	P11 R11			IRQA2	U28	LC3ACK	AH13	TDI	W30
ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	AB24 AB25 AB26 AB27 AA24 AA25	DATA26 DATA27 DATA28	R11	GND	P22 P23	IRQB0 IRQB1	R17 R18	LC3CLK LC3DAT0	AH14 AH15	TDO TDOA	AJ22 U30
ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	AB25 AB26 AB27 AA24 AA25	DATA27 DATA28		GND	P24	IRQB1 IRQB2	R18	LC3DAT1	AH15 AH16	TDOR	AB13
ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11	AB26 AB27 AA24 AA25	DATA28	T11	GND	P25	IRQC0	AG13	LC3DAT2	AH17	TDOC	AH25
ADDR8 ADDR9 ADDR10 ADDR11	AB27 AA24 AA25		V11	GND	P26	IRQC1	AG14	LC3DAT3	AH18	TFSA0	K20
ADDR9 ADDR10 ADDR11	AA25	DATA29	W11	GND	P27	IRQC2	AG15	LC4ACK	AJ13	TFSA1	K19
ADDR10 ADDR11		DATA30	L10	GND	R14	IRQD0	Y29	LC4CLK	AJ14	TFSB0	R9
ADDR11		DATA31	M10	GND	R15	IRQD1	AA29	LC4DAT0	AJ15	TFSB1	U8
	AA26	DATA32	N10	GND	R16	IRQD2	AB29	LC4DAT1	AJ16	TFSC0	AE12
	AA27 Y24	DATA33 DATA34	P10	GND GND	R20 R21	LA1ACK LA1CLK	K22 K23	LC4DAT2 LC4DAT3	AJ17	TFSC1 TFSD0	AE11 AG20
ADDR12 ADDR13	Y25	DATA34 DATA35	R10 T10	GND	R21 R22	LAIDAT0	K23 K24	LD1ACK	AJ18 AD22	TFSD1	AG20 AG19
ADDR14	Y26	DATA36	U10	GND	T15	LAIDATI	K24 K25	LDICLK	AD22 AD23	TIMEXPA	V30
ADDR15	Y27	DATA37	V10	GND	T16	LA1DAT2	K26	LD1DAT0	AD24	TIMEXPB	U16
ADDR16	W24	DATA38	W10	GND	T17	LA1DAT3	K27	LD1DAT1	AD25	TIMEXPC	AC23
ADDR17	W25	DATA39	Y13	GND	T18	LA2ACK	L22	LD1DAT2	AD26	TIMEXPD	AD28
ADDR18	W26	DATA40	AA13	GND	T19	LA2CLK	L23	LD1DAT3	AD27	TMS	AD17
ADDR19	W27	DATA41	Y12	GND	T30	LA2DAT0	L24	LD2ACK	AE22	TRST	AD18
ADDR20	V24 V25	DATA42 DATA43	AA12 Y11	GND GND	U7 U15	LA2DAT1 LA2DAT2	L25 L26	LD2CLK LD2DAT0	AE23 AE24	VDD VDD	G21 H22
ADDR21 ADDR22	V25 V26	DATA43 DATA44	AA11	GND GND	U15 U22	LA2DA12 LA2DAT3	L26 L27	LD2DAT0 LD2DAT1	AE24 AE25	VDD VDD	H22 H24
ADDR22 ADDR23	V20 V27	DATA44 DATA45	V9	GND	U22 U23	LA3ACK	M22	LD2DAT1 LD2DAT2	AE25 AE26	VDD	J18
ADDR24	U24	DATA46	W9	GND	V20	LA3CLK	M22 M23	LD2DAT2	AE27	VDD	J24
ADDR25	U25	DATA47	Y10	GND	V23	LA3DAT0	M24	LD3ACK	AF22	VDD	M18
ADDR26	U26	DMAG1	M15	GND	W7	LA3DAT1	M25	LD3CLK	AF23	VDD	M28
ADDR27	U27	DMAG2	N15	GND	W16	LA3DAT2	M26	LD3DAT0	AF24	VDD	N8
ADDR28	T24	DMAR1	M16	GND	W20	LA3DAT3	M27	LD3DAT1	AF25	VDD	N29
ADDR29	T25	DMAR2	M17	GND	W23	LA4ACK	N22	LD3DAT2	AF26	VDD	T7
ADDR30	T26 T27	DRA0 DRA1	J20 J19	GND GND	Y16 Y17	LA4CLK LA4DAT0	N23 N24	LD3DAT3 LD4ACK	AF27 AG22	VDD VDD	T14 U14
ADDR31 ADRCLK	AC13	DRB0	P9	GND	Y22	LA4DAT0 LA4DAT1	N24 N25	LD4ACK LD4CLK	AG22 AG23	VDD	U14 U17
BMSA	V22	DRB1	T8	GND	Y23	LA4DAT2	N26	LD4DAT0	AG24	VDD	U18
BMSBCD	AD21	DRC0	AD12	GND	Y30	LA4DAT3	N27	LD4DAT1	AG25	VDD	U19
BR1	Y9	DRC1	AD11	GND	AA7	LB1ACK	H13	LD4DAT2	AG26	VDD	U20
BR2	AA9	DRD0	AF20	GND	AA16	LB1CLK	H14	LD4DAT3	AG27	VDD	U21
BR3	AB9	DRD1	AF19	GND	AA17	LB1DAT0	H15	MS0	R24	VDD	V18
BR4 BR5	AC9 AD9	DTA0 DTA1	M20 M19	GND GND	AA18 AA19	LB1DAT1 LB1DAT2	H16 G17	MS1 MS2	R25 R26	VDD VDD	V19 V21
BR6	AD9 AE9	DTB0	U9	GND	AA19 AA20	LBIDAT2 LBIDAT3	G17 G18	MS2 MS3	R20 R27	VDD	W17
CLKIN	U11	DTB1	W8	GND	AA23	LB1DA15	J13	PAGE	J22	VDD	W18
CPAA	M21	DTC0	AG12	GND	AB10	LB2CLK	J14	RCLKA0	H20	VDD	W19
CPAB	AA10	DTC1	AG11	GND	AB16	LB2DAT0	J15	RCLKA1	H19	VDD	W21
CPAC	AD13	DTD0	AJ20	GND	AB17	LB2DAT1	J16	RCLKB0	N9	VDD	W22
CPAD	AJ21	DTD1	AJ19	GND	AB18	LB2DAT2	H17	RCLKB1	R8	VDD	Y7
CSA	K21	EBOOTA	T29	GND	AB19	LB2DAT3	H18	RCLKC0	AC12	VDD	Y18
$\overline{CSB}$	V7	EBOOTBCD		GND	AC8	LB3ACK	K13	RCLKC1	AC11	VDD	Y19
$\frac{\overline{\text{CSC}}}{\overline{\text{CSD}}}$	AD14 AG21	EMU FLAGA0	AD15 V28	GND GND	AC18 AC19	LB3CLK LB3DAT0	K14 K15	RCLKD0 RCLKD1	AE20 AE19	VDD VDD	Y20 Y21
DATA0	M14	FLAGA0 FLAGA1	V28 V29	GND GND	AC19 AC20	LB3DAT0 LB3DAT1	K15 K16	$\frac{RCLKD1}{RD}$	AE19 AF21	VDD	AA21
DATA1	N14 N14	FLAGA1	W29	GND	AD16	LB3DAT2	K10 K17	REDY	H21	VDD	AA22
DATA2	M13	FLAGA3	W28	GND	AD29	LB3DAT3	K18	RESET	L21	VDD	AA30
DATA3	N13	FLAGB0	V14	GND	AG10	LB4ACK	L13	RFSA0	G20	VDD	AB20
DATA4	P13	FLAGB1	V15	GND	AK16	LB4CLK	L14	RFSA1	G19	VDD	AB21
DATA5	R13	FLAGB2	V16	GND	AK18	LB4DAT0	L15	RFSB0	M9	VDD	AB22
DATA6	T13	FLAGB3	V17	GND	AK21	LB4DAT1	L16	RFSB1	P8	VDD	AB23
DATA7	U13	FLAGC0	AC10	HBG	AB8	LB4DAT2	L17	RFSC0	AB12	VDD	AC14
DATA8 DATA9	V13 W13	FLAGC1 FLAGC2	AD10 AE10	HBR IDA0	AA8 R28	LB4DAT3 LBOOTA	L18 R29	RFSC1 RFSD0	AB11 AD20	VDD VDD	AC15 AC16
DATA9 DATA10	J12	FLAGC2 FLAGC3	AE10 AF10	IDA0 IDA1	R28 P28	LBOOTBCD	AJ23	RFSD1	AD20 AD19	VDD	AC10 AC17
DATA11	K12	FLAGD0	Y28	IDA1 IDA2	P29	LCIACK	AE13	RPBA	R23	VDD	AC21
DATA12	L12	FLAGD1	AA28	IDB0	P16	LC1CLK	AE14	<b>SBTS</b>	N16	VDD	AC22
DATA13	M12	FLAGD2	AB28	IDB1	P17	LC1DAT0	AE15	SW	Y8	VDD	AC29
DATA14	N12	FLAGD3	AC28	IDB2	P18	LC1DAT1	AE16	TCK	AJ24	VDD	AD8
DATA15	P12	GND	G16	IDC0	AG16	LC1DAT2	AE17	TCLKA0	L20	VDD	AE28
DATA16	R12	GND	H23	IDC1	AG17	LC1DAT3	AE18	TCLKA1	L19	VDD	AH12
DATA17	T12	GND	J17	IDC2	AG18	LC2ACK	AF13	TCLKB0	T9	VDD	AK17
DATA18 DATA19	U12 V12	GND GND	J23 J25	IDD0 IDD1	AH21 AH22	LC2CLK LC2DAT0	AF14 AF15	TCLKB1 TCLKC0	V8 AF12	VDD VDD	AK19 AK20
DATA19 DATA20	W12 W12	GND GND	J25 K10	IDD1 IDD2	AH22 AH23	LC2DAT0 LC2DAT1	AF15 AF16	TCLKC0	AF12 AF11	$\frac{VDD}{WR}$	AK20 AE21

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
(GND)	A3	(GND)	F8	(GND)	P4	(GND)	AG36	(GND)	AN23	(TEST1)	W31
GND)	A4	(GND)	F10	(GND)	P6	(GND)	AH1	(GND)	AN25	(TEST1)	Y31
GND)	A5	(GND)	F12	(GND)	P31	(GND)	AH5	(GND)	AN27	(TEST2)	AE29
SND)	A6	(GND)	F14	(GND)	P33	(GND)	AH7	(GND)	AN29	(TEST2)	AF28
GND)	A7	(GND)	F16	(GND)	P36	(GND)	AH9	(GND)	AN31	(TEST3)	AH26
GND)	A8	(GND)	F21	(GND)	R1	(GND)	AH28	(GND)	AN33	(TEST3)	AJ25
GND)	A9	(GND)	F23	(GND)	R5	(GND)	AH30	(GND)	AN36	(TEST4)	AL19
GND)	A10	(GND)	F25	(GND)	R7	(GND)	AH32	(GND)	AP1	(TEST4)	AL20
(GND)	A11	(GND)	F27	(GND)	R30	(GND)	AH36	(GND)	AP2	(TEST5)	AL17
(GND)	A12	(GND)	F29	(GND)	R32	(GND)	AJ1	(GND)	AP18	(TEST5)	AL18
(GND)	A13	(GND)	F31	(GND)	R36	(GND)	AJ4	(GND)	AP33	(TEST6)	AH11
(GND)	A14	(GND)	F33	(GND)	T1	(GND)	AJ6	(GND)	AP36	(TEST6)	AJ12
(GND)	A15	(GND)	F36	(GND)	T4	(GND)	AJ8	(GND)	AR2	(TEST7)	AE8
(GND)	A16 A17	(GND) (GND)	G1 G5	(GND) (GND)	T6 T31	(GND)	AJ10	(GND) (GND)	AR35 AT3	(TEST7) (TEST8)	AF9 W6
(GND) (GND)	A17 A18	(GND) (GND)	G7	(GND) (GND)	T33	(GND) (GND)	AJ27 AJ29	(GND) (GND)	AT3 AT4	(TEST8)	Y6
(GND)	A18 A19	(GND) (GND)	G9	(GND)	T36	(GND)	AJ29 AJ31	(GND) (GND)	AT4 AT5	(TEST8) (TEST9)	U6
(GND)	A19 A20	(GND) (GND)	G9 G11	(GND)	U1	(GND)	AJ33	(GND) (GND)	AT6	(TEST9)	V6
(GND)	A21	(GND)	G13	(GND)	U36	(GND)	AJ36	(GND)	AT7	(TEST9)	L9
(GND)	A22	(GND)	G15	(GND)	V1	(GND)	AK1	(GND)	AT8	(TEST10)	M8
(GND)	A23	(GND)	G22	(GND)	V2	(GND)	AK5	(GND)	AT9	(TEST11)	H12
(GND)	A24	(GND)	G24	(GND)	V34	(GND)	AK7	(GND)	AT10	(TEST11)	J11
(GND)	A25	(GND)	G26	(GND)	V36	(GND)	AK9	(GND)	AT11	(TEST12)	F17
(GND)	A26	(GND)	G28	(GND)	W1	(GND)	AK11	(GND)	AT12	(TEST12)	F18
(GND)	A27	(GND)	G30	(GND)	W2	(GND)	AK13	(GND)	AT13	(TEST13)	F19
(GND)	A28	(GND)	G32	(GND)	W34	(GND)	AK15	(GND)	AT14	(TEST13)	F20
(GND)	A29	(GND)	G36	(GND)	W36	(GND)	AK22	(GND)	AT15	(TEST14)	H25
(GND)	A30	(GND)	H1	(GND)	Y1	(GND)	AK24	(GND)	AT16	(TEST14)	J26
(GND)	A31	(GND)	H4	(GND)	Y36	(GND)	AK26	(GND)	AT17	(TEST15)	L28
(GND)	A32	(GND)	H6	(GND)	AA1	(GND)	AK28	(GND)	AT18	(TEST15)	M29
(GND) (GND)	A33 A34	(GND) (GND)	H8 H10	(GND) (GND)	AA4 AA6	(GND) (GND)	AK30 AK32	(GND) (GND)	AT19 AT20	(TEST16) (TEST16)	U31 V31
(GND) (GND)	B2	(GND) (GND)	H10 H27	(GND) (GND)	AA31	(GND) (GND)	AK32 AK36	(GND) (GND)	AT20 AT21	(unused)	B3
(GND)	B2 B35	(GND)	H29	(GND)	AA33	(GND)	AL1	(GND)	AT22	(unused)	B4
(GND)	C1	(GND)	H31	(GND)	AA36	(GND)	AL4	(GND)	AT23	(unused)	B5
(GND)	C2	(GND)	H33	(GND)	AB1	(GND)	AL6	(GND)	AT24	(unused)	B6
(GND)	C18	(GND)	H36	(GND)	AB5	(GND)	AL8	(GND)	AT25	(unused)	B7
(GND)	C33	(GND)	J1	(GND)	AB7	(GND)	AL10	(GND)	AT26	(unused)	<b>B</b> 8
(GND)	C36	(GND)	J5	(GND)	AB30	(GND)	AL12	(GND)	AT27	(unused)	B9
(GND)	D1	(GND)	J7	(GND)	AB32	(GND)	AL14	(GND)	AT28	(unused)	B10
(GND)	D4	(GND)	J9	(GND)	AB36	(GND)	AL16	(GND)	AT29	(unused)	B11
(GND)	D6	(GND)	J28	(GND)	AC1	(GND)	AL21	(GND)	AT30	(unused)	B12
(GND)	D8	(GND)	J30	(GND)	AC4	(GND)	AL23	(GND)	AT31	(unused)	B13
(GND)	D10 D12	(GND) (GND)	J32 J36	(GND)	AC6 AC31	(GND)	AL25 AL27	(GND) (GND)	AT32 AT33	(unused)	B14 B15
(GND) (GND)	D12 D14	(GND) (GND)	J50 K1	(GND) (GND)	AC31 AC33	(GND) (GND)	AL27 AL29	(GND) (GND)	AT 33 AT 34	(unused) (unused)	B15 B16
(GND)	D14 D16	(GND) (GND)	K1 K4	(GND) (GND)	AC35 AC36	(GND)	AL29 AL31	(UDD)	C4	(unused)	B10 B17
(GND)	D10 D21	(GND)	K4 K6	(GND)	AD1	(GND)	AL33	(VDD) (VDD)	C19	(unused)	B18
(GND)	D21 D23	(GND)	K8	(GND)	AD1 AD5	(GND)	AL36	(VDD) (VDD)	C35	(unused)	B19
(GND)	D25	(GND)	K29	(GND)	AD7	(GND)	AM1	(VDD)	D18	(unused)	B20
(GND)	D27	(GND)	K31	(GND)	AD30	(GND)	AM5	(VDD)	D19	(unused)	B21
(GND)	D29	(GND)	K33	(GND)	AD32	(GND)	AM7	(VDD)	E18	(unused)	B22
(GND)	D31	(GND)	K36	(GND)	AD36	(GND)	AM9	(VDD)	E19	(unused)	B23
(GND)	D33	(GND)	L1	(GND)	AE1	(GND)	AM11	(VDD)	V3	(unused)	B24
(GND)	D36	(GND)	L5	(GND)	AE4	(GND)	AM13	(VDD)	V4	(unused)	B25
(GND)	E1	(GND)	L7	(GND)	AE6	(GND)	AM15	(VDD)	V5	(unused)	B26
(GND)	E5	(GND)	L30	(GND)	AE31	(GND)	AM22	(VDD)	V32	(unused)	B27
(GND)	E7	(GND)	L32	(GND)	AE33	(GND)	AM24	(VDD)	V33	(unused)	B28
(GND)	E9	(GND)	L36	(GND)	AE36	(GND)	AM26	(VDD)	V35	(unused)	B29
(GND)	E11	(GND)	M1	(GND)	AF1	(GND)	AM28	(VDD)	W3	(unused)	B30
(GND)	E13	(GND)	M4	(GND)	AF5	(GND)	AM30	(VDD)	W4	(unused)	B31
(GND) (GND)	E15 E22	(GND) (GND)	M6 M31	(GND) (GND)	AF7 AF30	(GND) (GND)	AM32 AM36	(VDD) (VDD)	W5 W32	(unused) (unused)	B32 B33
(GND) (GND)	E22 E24	(GND) (GND)	M31 M33	(GND) (GND)	AF30 AF32	(GND) (GND)	AM30 AN1	(VDD) (VDD)	W 32 W 33	(unused)	B35 B34
(GND)	E24 E26	(GND) (GND)	M35 M36	(GND)	AF36	(GND) (GND)	ANI AN4	(VDD) (VDD)	W35	(unused)	C3
(GND)	E28	(GND)	N150	(GND)	AG1	(GND)	AN6	(VDD) (VDD)	AM18	(unused)	C5
(GND)	E30	(GND)	N5	(GND)	AG4	(GND)	AN8	(VDD) (VDD)	AM19	(unused)	C6
(GND)	E32	(GND)	N7	(GND)	AG6	(GND)	AN10	(VDD)	AN18	(unused)	C7
(GND)	E36	(GND)	N30	(GND)	AG8	(GND)	AN12	(VDD)	AN19	(unused)	C8
(GND)	F1	(GND)	N32	(GND)	AG29	(GND)	AN14	(VDD)	AP4	(unused)	C9
	F4	(GND)	N36	(GND)	AG31	(GND)	AN16	(VDD)	AP19	(unused)	C10
(GND) (GND)	F6	(GND)	P1	(GND)	AG33	(GND)	AN21	(VDD)	AP35	(unused)	C11

### PIN CONFIGURATIONS (Alphabetical Listing Continued)

Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
(unused)	C12	(unused)	F34	(unused)	N4	(unused)	AB14	(unused)	AJ34	(unused)	AP3
(unused)	C13	(unused)	F35	(unused)	N6	(unused)	AB15	(unused)	AJ35	(unused)	AP5
(unused)	C14	(unused)	G2	(unused)	N17	(unused)	AB31	(unused)	AK2	(unused)	AP6
(unused)	C15 C16	(unused) (unused)	G3 G4	(unused)	N18 N19	(unused) (unused)	AB33 AB34	(unused)	AK3 AK4	(unused) (unused)	AP7 AP8
(unused) (unused)	C16 C17	(unused)	G4 G6	(unused) (unused)	N19 N20	(unused)	AB34 AB35	(unused) (unused)	AK4 AK6	(unused) (unused)	AP8 AP9
(unused)	C20	(unused)	G8	(unused)	N20 N21	(unused)	AC2	(unused)	AK8	(unused)	AP10
(unused)	C21	(unused)	G10	(unused)	N31	(unused)	AC3	(unused)	AK10	(unused)	AP11
(unused)	C22	(unused)	G12	(unused)	N33	(unused)	AC5	(unused)	AK12	(unused)	AP12
(unused)	C23	(unused)	G14	(unused)	N34	(unused)	AC7	(unused)	AK14	(unused)	AP13
(unused)	C24	(unused)	G23	(unused)	N35	(unused)	AC30	(unused)	AK23	(unused)	AP14
(unused)	C25	(unused)	G25	(unused)	P2	(unused)	AC32	(unused)	AK25	(unused)	AP15
(unused)	C26	(unused)	G27	(unused)	P3	(unused)	AC34	(unused)	AK27	(unused)	AP16
(unused)	C27	(unused)	G29	(unused)	P5 P7	(unused)	AC35	(unused)	AK29	(unused)	AP17
(unused)	C28 C29	(unused) (unused)	G31 G33	(unused) (unused)	P7 P19	(unused) (unused)	AD2 AD3	(unused) (unused)	AK31 AK33	(unused) (unused)	AP20 AP21
(unused) (unused)	C29 C30	(unused)	G33 G34	(unused)	P19 P20	(unused)	AD3 AD4	(unused) (unused)	AK33 AK34	(unused)	AP21 AP22
(unused)	C31	(unused)	G35	(unused)	P21	(unused)	AD4 AD6	(unused)	AK35	(unused)	AP23
(unused)	C32	(unused)	H2	(unused)	P30	(unused)	AD31	(unused)	AL2	(unused)	AP24
(unused)	C34	(unused)	H3	(unused)	P32	(unused)	AD33	(unused)	AL3	(unused)	AP25
(unused)	D2	(unused)	H5	(unused)	P34	(unused)	AD34	(unused)	AL5	(unused)	AP26
(unused)	D3	(unused)	H7	(unused)	P35	(unused)	AD35	(unused)	AL7	(unused)	AP27
(unused)	D5	(unused)	H9	(unused)	R2	(unused)	AE2	(unused)	AL9	(unused)	AP28
(unused)	D7	(unused)	H11	(unused)	R3	(unused)	AE3	(unused)	AL11	(unused)	AP29
(unused)	D9	(unused)	H26	(unused)	R4	(unused)	AE5	(unused)	AL13	(unused)	AP30
(unused)	D11	(unused)	H28	(unused)	R6	(unused)	AE7	(unused)	AL15	(unused)	AP31
(unused)	D13	(unused)	H30	(unused)	R31	(unused)	AE30	(unused)	AL22	(unused)	AP32
(unused)	D15	(unused)	H32	(unused)	R33	(unused)	AE32	(unused)	AL24	(unused)	AP34
(unused)	D17 D20	(unused)	H34 H35	(unused)	R34 R35	(unused) (unused)	AE34 AE35	(unused)	AL26 AL28	(unused)	AR3 AR4
(unused) (unused)	D20 D22	(unused) (unused)	ЦЭЭ J2	(unused) (unused)	T2	(unused)	AE35 AF2	(unused) (unused)	AL28 AL30	(unused) (unused)	AR4 AR5
(unused)	D22 D24	(unused)	J2 J3	(unused)	T3	(unused)	AF3	(unused)	AL32	(unused)	AR5 AR6
(unused)	D26	(unused)	J4	(unused)	T5	(unused)	AF4	(unused)	AL34	(unused)	AR7
(unused)	D28	(unused)	J6	(unused)	T20	(unused)	AF6	(unused)	AL35	(unused)	AR8
(unused)	D30	(unused)	J8	(unused)	T21	(unused)	AF8	(unused)	AM2	(unused)	AR9
(unused)	D32	(unused)	J10	(unused)	T22	(unused)	AF29	(unused)	AM3	(unused)	AR10
(unused)	D34	(unused)	J27	(unused)	T23	(unused)	AF31	(unused)	AM4	(unused)	AR11
(unused)	D35	(unused)	J29	(unused)	T32	(unused)	AF33	(unused)	AM6	(unused)	AR12
(unused)	E2	(unused)	J31	(unused)	T34	(unused)	AF34	(unused)	AM8	(unused)	AR13
(unused)	E3	(unused)	J33	(unused)	T35	(unused)	AF35	(unused)	AM10	(unused)	AR14
(unused)	E4	(unused)	J34	(unused)	U2	(unused)	AG2	(unused)	AM12	(unused)	AR15
(unused)	E6 E8	(unused) (unused)	J35 K2	(unused) (unused)	U3 U4	(unused) (unused)	AG3 AG5	(unused) (unused)	AM14 AM16	(unused) (unused)	AR16 AR17
(unused) (unused)	E8 E10	(unused)	K2 K3	(unused)	U4 U5	(unused)	AG7	(unused)	AM10 AM17	(unused)	AR17 AR18
(unused)	E12	(unused)	K5	(unused)	U32	(unused)	AG9	(unused)	AM20	(unused)	AR19
(unused)	E14	(unused)	K7	(unused)	U33	(unused)	AG28	(unused)	AM21	(unused)	AR20
(unused)	E16	(unused)	K9	(unused)	U34	(unused)	AG30	(unused)	AM23	(unused)	AR21
(unused)	E17	(unused)	K28	(unused)	U35	(unused)	AG32	(unused)	AM25	(unused)	AR22
(unused)	E20	(unused)	K30	(unused)	W14	(unused)	AG34	(unused)	AM27	(unused)	AR23
(unused)	E21	(unused)	K32	(unused)	W15	(unused)	AG35	(unused)	AM29	(unused)	AR24
(unused)	E23	(unused)	K34	(unused)	Y2	(unused)	AH2	(unused)	AM31	(unused)	AR25
(unused)	E25	(unused)	K35	(unused)	Y3	(unused)	AH3	(unused)	AM33	(unused)	AR26
(unused)	E27 E20	(unused)	L2 L3	(unused)	Y4 Y5	(unused) (unused)	AH4	(unused)	AM34 AM35	(unused)	AR27 AR28
(unused) (unused)	E29 E31	(unused) (unused)	L3 L4	(unused) (unused)	Y5 Y14	(unused) (unused)	AH6 AH8	(unused) (unused)	AM35 AN2	(unused) (unused)	AR28 AR29
(unused)	E33	(unused)	L4 L6	(unused)	Y15	(unused)	AH8 AH10	(unused)	AN2 AN3	(unused)	AR29 AR30
(unused)	E34	(unused)	L8	(unused)	Y32	(unused)	AH10 AH27	(unused)	AN5 AN5	(unused)	AR30 AR31
(unused)	E35	(unused)	L29	(unused)	Y33	(unused)	AH29	(unused)	AN7	(unused)	AR32
(unused)	F2	(unused)	L31	(unused)	Y34	(unused)	AH31	(unused)	AN9	(unused)	AR33
(unused)	F3	(unused)	L33	(unused)	Y35	(unused)	AH33	(unused)	AN11	(unused)	AR34
(unused)	F5	(unused)	L34	(unused)	AA2	(unused)	AH34	(unused)	AN13	. /	
(unused)	F7	(unused)	L35	(unused)	AA3	(unused)	AH35	(unused)	AN15		
(unused)	F9	(unused)	M2	(unused)	AA5	(unused)	AJ2	(unused)	AN17		
(unused)	F11	(unused)	M3	(unused)	AA14	(unused)	AJ3	(unused)	AN20		
(unused)	F13	(unused)	M5	(unused)	AA15	(unused)	AJ5	(unused)	AN22		
(unused)	F15	(unused)	M7	(unused)	AA32	(unused)	AJ7	(unused)	AN24		
(unused)	F22 F24	(unused)	M30 M32	(unused)	AA34	(unused)	AJ9 AJ11	(unused)	AN26 AN28		
(unused) (unused)	F24 F26	(unused) (unused)	M32 M34	(unused) (unused)	AA35 AB2	(unused) (unused)	AJ11 AJ26	(unused) (unused)	AN28 AN30		
(unused)	F28	(unused)	M34 M35	(unused)	AB2 AB3	(unused)	AJ28	(unused)	AN30 AN32		
(unused)	F28 F30	(unused)	N2	(unused)	AB3 AB4	(unused)	AJ28 AJ30	(unused)	AN32 AN34		
		(unuocu)	1 <b>1</b> 4	(unuseu)		(unuocu)	11,00	(unuocu)	111 JT		

#### **ORDERING GUIDE**

Part Number	Case Temperature Range	Instruction Rate	Operating Voltage
AD14160BB-4*	$-40^{\circ}$ C to $+100^{\circ}$ C	40 MHz	5 V
AD14160/AD14160LBB-4*	-40°C to +100°C	40 MHz	3.3 V
AD14160KB-4	0°C to +85°C	40 MHz	5 V
AD14160/AD14160LKB-4	0°C to +85°C	40 MHz	3.3 V

NOTES

1. Part numbers marked with an \* are shipping as x-grade (preproduction) material at the time of this printing.

2. These parts are packaged in a 452-lead Ceramic Ball Grid Array Package (CBGA).

3. Military and Industrial temperature SMD parts, in the same package are in development.

#### PACKAGE DIMENSIONS

Dimensions shown in inches and (mm).

#### 452-Lead Ceramic Ball Grid Array (CBGA)

(QS-452)



C3255-7-1/98



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.