


## Double channel high-side driver with analog current sense for automotive applications

Datasheet - production data



### Features

|                                   |            |                 |
|-----------------------------------|------------|-----------------|
| Max transient supply voltage      | $V_{CC}$   | 41 V            |
| Operating voltage range           | $V_{CC}$   | 4.5 to 28 V     |
| Typ on-state resistance (per ch.) | $R_{ON}$   | 5 m $\Omega$    |
| Current limitation (typ)          | $I_{LIMH}$ | 100 A           |
| Off-state supply current          | $I_S$      | 2 $\mu A^{(1)}$ |

1. Typical value with all loads connected.

- General
  - Very low standby current
  - 3.0 V CMOS compatible inputs
  - Optimized electromagnetic emissions
  - Very low electromagnetic susceptibility
  - Compliance with European directive 2002/95/EC
  - Very low current sense leakage
- Diagnostic functions
  - Proportional load current sense
  - High current sense precision for wide currents range
  - Current sense disable
  - Off-state openload detection
  - Output short to  $V_{CC}$  detection
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
- Protection
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients

- Protection against loss of ground and loss of  $V_{CC}$
- Overtemperature shutdown with auto restart (thermal shutdown)
- Inrush current active management by power limitation
- Reverse battery protected with self switch of the PowerMOS
- Electrostatic discharge protection

### Applications

- All types of resistive, inductive and capacitive loads

### Description

The VND5E006ASP-E is a double channel high-side driver manufactured using ST proprietary VIPower™ M0-5 technology and housed in PowerSO-16 package. The device is designed to drive 12 V automotive grounded loads, and to provide protection and diagnostics. They also implement a 3 V and 5 V CMOS compatible interface for the use with any microcontroller.

The device integrates advanced protective functions such as load current limitation, inrush and overload active management by power limitation, overtemperature shut-off with auto restart and overvoltage active clamp. A dedicated analog current sense pin is associated with every output channel providing enhanced diagnostic functions including fast detection of overload and short-circuit to ground through power limitation indication, overtemperature indication, short-circuit to  $V_{CC}$  diagnosis and on-state and off-state open-load detection. The current sensing and diagnostic feedback of the whole device can be disabled by pulling the CS\_DIS pin high to share the external sense resistor with similar devices.

# Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block diagram and pin description</b>       | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>               | <b>7</b>  |
| 2.1      | Absolute maximum ratings                       | 7         |
| 2.2      | Thermal data                                   | 8         |
| 2.3      | Electrical characteristics                     | 9         |
| 2.4      | Waveforms                                      | 18        |
| 2.5      | Electrical characteristics curves              | 21        |
| <b>3</b> | <b>Application information</b>                 | <b>24</b> |
| 3.1      | Load dump protection                           | 24        |
| 3.2      | MCU I/Os protection                            | 24        |
| 3.3      | Current sense and diagnostic                   | 25        |
| 3.3.1    | Short to VCC and off-state open-load detection | 26        |
| 3.4      | Maximum demagnetization energy (VCC = 13.5 V)  | 27        |
| <b>4</b> | <b>Package and PCB thermal data</b>            | <b>28</b> |
| 4.1      | PowerSO-16 thermal data                        | 28        |
| <b>5</b> | <b>Package information</b>                     | <b>31</b> |
| 5.1      | ECOPACK® packages                              | 31        |
| 5.2      | PowerSO-16 mechanical data                     | 31        |
| 5.3      | Packing information                            | 33        |
| <b>6</b> | <b>Order codes</b>                             | <b>35</b> |
| <b>7</b> | <b>Revision history</b>                        | <b>36</b> |

## List of tables

|           |   |    |
|-----------|---|----|
| Table 1.  | Pin function . . . . .  | 5  |
| Table 2.  | Suggested connections for unused and not connected pins . . . . .     | 6  |
| Table 3.  | Absolute maximum ratings . . . . .                                    | 7  |
| Table 4.  | Thermal data . . . . .  | 8  |
| Table 5.  | Power section . . . . .   | 9  |
| Table 6.  | Switching ( $V_{CC} = 13\text{ V}$ ; $T_j = 25\text{ °C}$ ) . . . . . | 9  |
| Table 7.  | Logic inputs . . . . .  | 10 |
| Table 8.  | Protections and diagnostics . . . . .                                 | 10 |
| Table 9.  | Current sense ( $8\text{ V} < V_{CC} < 18\text{ V}$ ) . . . . .       | 11 |
| Table 10. | Open-load detection ( $8\text{ V} < V_{CC} < 18\text{ V}$ ) . . . . . | 12 |
| Table 11. | Truth table . . . . .   | 16 |
| Table 12. | Electrical transient requirements (part 1/3) . . . . .                | 17 |
| Table 13. | Electrical transient requirements (part 2/3) . . . . .                | 17 |
| Table 14. | Electrical transient requirements (part 3/3) . . . . .                | 17 |
| Table 15. | Thermal parameters . . . . .  | 30 |
| Table 16. | PowerSO-16 mechanical data . . . . .                                  | 32 |
| Table 17. | Device summary . . . . .  | 35 |
| Table 18. | Document revision history . . . . .                                   | 36 |

## List of figures

|            |   |    |
|------------|---|----|
| Figure 1.  | Block diagram . . . . .   | 5  |
| Figure 2.  | Configuration diagram (top view) . . . . .  | 6  |
| Figure 3.  | Current and voltage conventions . . . . .   | 7  |
| Figure 4.  | Current sense delay characteristics . . . . .   | 13 |
| Figure 5.  | Open-load off-state delay timing . . . . .  | 13 |
| Figure 6.  | Switching characteristics . . . . .   | 13 |
| Figure 7.  | Delay response time between rising edge of output current and rising edge of current sense (CS enabled) . . . . . | 14 |
| Figure 8.  | Output voltage drop limitation . . . . .  | 14 |
| Figure 9.  | $I_{OUT}/I_{SENSE}$ vs $I_{OUT}$ . . . . .  | 15 |
| Figure 10. | Maximum current sense ratio drift vs load current <sup>(1)</sup> . . . . .  | 15 |
| Figure 11. | Normal operation . . . . .  | 18 |
| Figure 12. | Overload or short to GND . . . . .  | 18 |
| Figure 13. | Intermittent overload . . . . .   | 19 |
| Figure 14. | Off-state open-load with external circuitry . . . . .   | 19 |
| Figure 15. | Short to $V_{CC}$ . . . . .   | 20 |
| Figure 16. | $T_J$ evolution in overload or short to GND . . . . .   | 20 |
| Figure 17. | Off-state output current . . . . .  | 21 |
| Figure 18. | High level input current . . . . .  | 21 |
| Figure 19. | Input clamp voltage . . . . .   | 21 |
| Figure 20. | Input high level voltage . . . . .  | 21 |
| Figure 21. | Input low level voltage . . . . .   | 21 |
| Figure 22. | Input hysteresis voltage . . . . .  | 21 |
| Figure 23. | On-state resistance vs $T_{case}$ . . . . .   | 22 |
| Figure 24. | On-state resistance vs $V_{CC}$ . . . . .   | 22 |
| Figure 25. | Undervoltage shutdown . . . . .   | 22 |
| Figure 26. | $I_{LIMH}$ vs $T_{case}$ . . . . .  | 22 |
| Figure 27. | Turn-on voltage slope . . . . .   | 22 |
| Figure 28. | Turn-off voltage slope . . . . .  | 22 |
| Figure 29. | CS_DIS clamp voltage . . . . .  | 23 |
| Figure 30. | Low level CS_DIS voltage . . . . .  | 23 |
| Figure 31. | High level CS_DIS voltage . . . . .   | 23 |
| Figure 32. | Application schematic . . . . .   | 24 |
| Figure 33. | Current sense and diagnostic . . . . .  | 25 |
| Figure 34. | Maximum turn-off current versus inductance . . . . .  | 27 |
| Figure 35. | PowerSO-16 PC board <sup>(1)</sup> . . . . .  | 28 |
| Figure 36. | $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel ON) . . . . .                        | 28 |
| Figure 37. | PowerSO-16 thermal impedance junction ambient single pulse (one channel ON) . . . . .                             | 29 |
| Figure 38. | Thermal fitting model of a double channel HSD in PowerSO-16 <sup>(1)</sup> . . . . .                              | 29 |
| Figure 39. | PowerSO-16 package dimensions . . . . .   | 31 |
| Figure 40. | PowerSO-16 tube shipment (no suffix) . . . . .  | 33 |
| Figure 41. | PowerSO-16 tape and reel shipment (suffix "TR") . . . . .   | 33 |
| Figure 42. | PowerSO-16 suggested pad layout . . . . .   | 34 |

# 1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

| Name             | Function   |
|------------------|--|
| V <sub>CC</sub>  | Battery connection.  |
| OUT <sub>n</sub> | Power output.  |
| GND              | Ground connection.   |
| IN <sub>n</sub>  | Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state. |
| CS <sub>n</sub>  | Analog current sense pin, delivers a current proportional to the load current.               |
| CS_DIS           | Active high CMOS compatible pin, to disable the current sense pin.                           |

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

| Connection / pin | Current sense                 | N.C. | Output      | Input                          | CS_DIS                         |
|------------------|-------------------------------|------|-------------|--------------------------------|--------------------------------|
| Floating         | Not allowed                   | X    | X           | X                              | X                              |
| To ground        | Through 1 K $\Omega$ resistor | X    | Not allowed | Through 10 K $\Omega$ resistor | Through 10 K $\Omega$ resistor |

## 2 Electrical specifications

Figure 3. Current and voltage conventions



### 2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the “Absolute maximum ratings” tables may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

| Symbol        | Parameter  | Value                    | Unit   |
|---------------|--|--------------------------|--------|
| $V_{CC}$      | DC supply voltage  | 28                       | V      |
| $V_{CCPK}$    | Transient supply voltage ( $T < 400 \text{ ms}$ , $R_{LOAD} > 0.5 \Omega$ )  | 41                       | V      |
| $-V_{CC}$     | Reverse DC supply voltage  | 16                       | V      |
| $I_{OUT}$     | DC output current  | Internally limited       | A      |
| $-I_{OUT}$    | Reverse DC output current  | 60                       | A      |
| $I_{IN}$      | DC input current   | -1 to 10                 | mA     |
| $I_{CSD}$     | DC current sense disable input current   | -1 to 10                 | mA     |
| $V_{CSSENSE}$ | Current sense maximum voltage  | $V_{CC}-41$<br>$+V_{CC}$ | V<br>V |
| $E_{MAX}$     | Maximum switching energy (single pulse)<br>( $L = 1.4 \text{ mH}$ ; $R_L = 0 \Omega$ ; $V_{bat} = 13.5 \text{ V}$ ; $T_{jstart} = 150 \text{ }^\circ\text{C}$ ;<br>$I_{OUT} = I_{limL}(\text{Typ.})$ ) | 600                      | mJ     |

Table 3. Absolute maximum ratings (continued)

| Symbol            | Parameter   | Value      | Unit |
|-------------------|---|------------|------|
| V <sub>ESD</sub>  | Electrostatic discharge (Human Body Model: R = 1.5 K $\Omega$ ; C = 100 pF) |            |      |
|                   | – Input   | 4000       | V    |
|                   | – Current sense   | 2000       |      |
|                   | – CS_DIS  | 4000       |      |
|                   | – Output  | 5000       |      |
| – V <sub>CC</sub> | 5000  |            |      |
| V <sub>ESD</sub>  | Charge device model (CDM-AEC-Q100-011)                                      | 750        | V    |
| T <sub>j</sub>    | Junction operating temperature  | -40 to 150 | °C   |
| T <sub>stg</sub>  | Storage temperature   | -55 to 150 | °C   |

## 2.2 Thermal data

Table 4. Thermal data

| Symbol                | Parameter   | Maximum value                 | Unit |
|-----------------------|---|-------------------------------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case (MAX)<br>(with one channel ON) | 0.4                           | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient                             | See <a href="#">Figure 36</a> | °C/W |



## 2.3 Electrical characteristics

$8\text{ V} < V_{CC} < 28\text{ V}$ ;  $-40\text{ °C} < T_j < 150\text{ °C}$ , unless otherwise specified.

**Table 5. Power section**

| Symbol        | Parameter                               | Test conditions  | Min. | Typ.             | Max.             | Unit          |
|---------------|---|--|------|------------------|------------------|---------------|
| $V_{CC}$      | Operating supply voltage                |  | 4.5  | 13               | 28               | V             |
| $V_{USD}$     | Undervoltage shutdown                   |  |      | 3.5              | 4.5              | V             |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis        |  |      | 0.5              |                  | V             |
| $R_{ON}$      | On-state resistance                     | $I_{OUT} = 10\text{ A}$ ; $T_j = 25\text{ °C}$   |      | 5                |                  | m $\Omega$    |
|               |   | $I_{OUT} = 10\text{ A}$ ; $T_j = 150\text{ °C}$  |      |                  | 10               | m $\Omega$    |
|               |   | $I_{OUT} = 10\text{ A}$ ; $V_{CC} = 5\text{ V}$ ; $T_j = 25\text{ °C}$   |      |                  | 8                | m $\Omega$    |
| $R_{ON REV}$  | Reverse battery on-state resistance     | $V_{CC} = -13\text{ V}$ ; $I_{OUT} = -10\text{ A}$ ; $T_j = 25\text{ °C}$  |      |                  | 6                | m $\Omega$    |
| $V_{clamp}$   | Clamp voltage                           | $I_S = 20\text{ mA}$   | 41   | 46               | 52               | V             |
| $I_S$         | Supply current                          | Off-state; $V_{CC} = 13\text{ V}$ ; $T_j = 25\text{ °C}$ ; $V_{IN} = V_{OUT} = V_{SENSE} = V_{CSD} = 0\text{ V}$ |      | 2 <sup>(1)</sup> | 5 <sup>(1)</sup> | $\mu\text{A}$ |
|               |   | On-state; $V_{CC} = 13\text{ V}$ ; $V_{IN} = 5\text{ V}$ ; $I_{OUT} = 0\text{ A}$                                |      | 3.5              | 6.5              | mA            |
| $I_{L(off1)}$ | Off-state output current <sup>(2)</sup> | $V_{IN}=V_{OUT}=0\text{V}$ ; $V_{CC}=13\text{V}$ ; $T_j=25\text{°C}$   | 0    | 0.01             | 3                | $\mu\text{A}$ |
|               |   | $V_{IN}=V_{OUT}=0\text{V}$ ; $V_{CC}=13\text{V}$ ; $T_j=125\text{°C}$  | 0    |                  | 5                | $\mu\text{A}$ |

1. PowerMOS leakage included.

2. For each channel.

**Table 6. Switching ( $V_{CC} = 13\text{ V}$ ;  $T_j = 25\text{ °C}$ )**

| Symbol                | Parameter                                 | Test conditions                                     | Min. | Typ.                          | Max. | Unit             |
|-----------------------|---|---|------|-------------------------------|------|------------------|
| $t_{d(on)}$           | Turn-on delay time                        | $R_L = 1.3\ \Omega$ (see <a href="#">Figure 6</a> ) | —    | 35                            | —    | $\mu\text{s}$    |
| $t_{d(off)}$          | Turn-off delay time                       | $R_L = 1.3\ \Omega$ (see <a href="#">Figure 6</a> ) | —    | 20                            | —    | $\mu\text{s}$    |
| $(dV_{OUT}/dt)_{on}$  | Turn-on voltage slope                     | $R_L = 1.3\ \Omega$                                 | —    | See <a href="#">Figure 27</a> | —    | V/ $\mu\text{s}$ |
| $(dV_{OUT}/dt)_{off}$ | Turn-off voltage slope                    | $R_L = 1.3\ \Omega$                                 | —    | See <a href="#">Figure 28</a> | —    | V/ $\mu\text{s}$ |
| $W_{ON}$              | Switching energy losses during $t_{won}$  | $R_L = 1.3\ \Omega$ (see <a href="#">Figure 6</a> ) | —    | 2.5                           | —    | mJ               |
| $W_{OFF}$             | Switching energy losses during $t_{woff}$ | $R_L = 1.3\ \Omega$ (see <a href="#">Figure 6</a> ) | —    | 1.2                           | —    | mJ               |

Table 7. Logic inputs

| Symbol          | Parameter                 | Test conditions          | Min. | Typ. | Max. | Unit          |
|-----------------|---------------------------|--------------------------|------|------|------|---------------|
| $V_{IL}$        | Input low level voltage   |                          |      |      | 0.9  | V             |
| $I_{IL}$        | Low level input current   | $V_{IN} = 0.9\text{ V}$  | 1    |      |      | $\mu\text{A}$ |
| $V_{IH}$        | Input high level voltage  |                          | 2.1  |      |      | V             |
| $I_{IH}$        | High level input current  | $V_{IN} = 2.1\text{ V}$  |      |      | 10   | $\mu\text{A}$ |
| $V_{I(hyst)}$   | Input hysteresis voltage  |                          | 0.25 |      |      | V             |
| $V_{ICL}$       | Input clamp voltage       | $I_{IN} = 1\text{ mA}$   | 5.5  |      | 7    | V             |
|                 |                           | $I_{IN} = -1\text{ mA}$  |      | -0.7 |      | V             |
| $V_{CSDL}$      | CS_DIS low level voltage  |                          |      |      | 0.9  | V             |
| $I_{CSDL}$      | Low level CS_DIS current  | $V_{CSD} = 0.9\text{ V}$ | 1    |      |      | $\mu\text{A}$ |
| $V_{CSDH}$      | CS_DIS high level voltage |                          | 2.1  |      |      | V             |
| $I_{CSDH}$      | High level CS_DIS current | $V_{CSD} = 2.1\text{ V}$ |      |      | 10   | $\mu\text{A}$ |
| $V_{CSD(hyst)}$ | CS_DIS hysteresis voltage |                          | 0.25 |      |      | V             |
| $V_{CSCL}$      | CS_DIS clamp voltage      | $I_{CSD} = 1\text{ mA}$  | 5.5  |      | 7    | V             |
|                 |                           | $I_{CSD} = -1\text{ mA}$ |      | -0.7 |      | V             |

Table 8. Protections and diagnostics<sup>(1)</sup>

| Symbol      | Parameter                                    | Test conditions   | Min.          | Typ.          | Max.          | Unit               |
|-------------|--|---|---------------|---------------|---------------|--------------------|
| $I_{limH}$  | DC short circuit current                     | $V_{CC} = 13\text{ V}$  | 70            | 100           | 140           | A                  |
|             |  | $5\text{ V} < V_{CC} < 24\text{ V}$   |               |               | 140           | A                  |
| $I_{limL}$  | Short circuit current during thermal cycling | $V_{CC} = 13\text{ V}; T_R < T_j < T_{TSD}$   |               | 25            |               | A                  |
| $T_{TSD}$   | Shutdown temperature                         |   | 150           | 175           | 200           | $^{\circ}\text{C}$ |
| $T_R$       | Reset temperature                            |   | $T_{RS} + 1$  | $T_{RS} + 5$  |               | $^{\circ}\text{C}$ |
| $T_{RS}$    | Thermal reset of status                      |   | 135           |               |               | $^{\circ}\text{C}$ |
| $T_{HYST}$  | Thermal hysteresis ( $T_{TSD} - T_R$ )       |   |               | 7             |               | $^{\circ}\text{C}$ |
| $V_{DEMAG}$ | Turn-off output voltage clamp                | $I_{OUT} = 2\text{ A}; V_{IN} = 0; L = 6\text{ mH}$   | $V_{CC} - 28$ | $V_{CC} - 31$ | $V_{CC} - 35$ | V                  |
| $V_{ON}$    | Output voltage drop limitation               | $I_{OUT} = 1\text{ A}; T_j = -40\text{ }^{\circ}\text{C} \dots 150\text{ }^{\circ}\text{C}$ (see <a href="#">Figure 8</a> ) |               | 25            |               | mV                 |

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense (8 V < V<sub>CC</sub> < 18 V)

| Symbol   | Parameter   | Test conditions   | Min.           | Typ.           | Max.           | Unit |
|--|---|---|----------------|----------------|----------------|------|
| K <sub>0</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                | I <sub>OUT</sub> = 5 A; V <sub>SENSE</sub> = 0.5 V<br>T <sub>j</sub> = -40 °C...150 °C  | 8300           | 12640          | 17600          |      |
| K <sub>1</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                | I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 0.5 V<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C                        | 9200<br>9602   | 13220<br>13220 | 17300<br>16703 |      |
| dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup> | Current sense ratio drift                           | I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 0.5 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C                               | -13            |                | 13             | %    |
| K <sub>2</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                | I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 4 V<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C                          | 9500<br>10408  | 13120<br>13120 | 16900<br>15907 |      |
| dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup> | Current sense ratio drift                           | I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 4 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C                                 | -10            |                | 10             | %    |
| K <sub>3</sub>                                 | I <sub>OUT</sub> /I <sub>SENSE</sub>                | I <sub>OUT</sub> = 25 A; V <sub>SENSE</sub> = 4 V<br>T <sub>j</sub> = -40 °C...150 °C<br>T <sub>j</sub> = 25 °C...150 °C                          | 10600<br>11278 | 12920<br>12920 | 15600<br>14644 |      |
| dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup> | Current sense ratio drift                           | I <sub>OUT</sub> = 25 A; V <sub>SENSE</sub> = 4 V;<br>V <sub>CSD</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C                                 | -7             |                | 7              | %    |
| I <sub>SENSE0</sub>                            | Analog sense leakage current                        | I <sub>OUT</sub> = 0 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>CSD</sub> = 5 V; V <sub>IN</sub> = 0 V;<br>T <sub>j</sub> = -40 °C...150 °C           | 0              |                | 1              | μA   |
|  |   | V <sub>CSD</sub> = 0 V; V <sub>IN</sub> = 5 V;<br>T <sub>j</sub> = -40 °C...150 °C  | 0              |                | 2              | μA   |
|  |   | I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 0 V;<br>V <sub>CSD</sub> = V <sub>IN</sub> = 5 V  | 0              |                | 1              | μA   |
| V <sub>SENSE</sub>                             | Max analog sense output voltage                     | I <sub>OUT</sub> = 25 A; V <sub>CSD</sub> = 0 V   | 5              |                |                | V    |
| V <sub>SENSEH</sub> <sup>(2)</sup>             | Analog sense output voltage in fault conditions     | V <sub>CC</sub> = 13 V; R <sub>SENSE</sub> = 10 KΩ  |                | 8              |                | V    |
| I <sub>SENSEH</sub> <sup>(2)</sup>             | Analog sense output current in fault conditions     | V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V  |                | 7              |                | mA   |
| t <sub>DSENSE1H</sub>                          | Delay response time from falling edge of CS_DIS pin | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE max</sub><br>(see <a href="#">Figure 4</a> ) |                | 50             | 100            | μs   |
| t <sub>DSENSE1L</sub>                          | Delay response time from rising edge of CS_DIS pin  | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 10 % of I <sub>SENSE max</sub><br>(see <a href="#">Figure 4</a> ) |                | 5              | 20             | μs   |

Table 9. Current sense (8 V < V<sub>CC</sub> < 18 V) (continued)

| Symbol                 | Parameter  | Test conditions  | Min. | Typ. | Max. | Unit |
|------------------------|--|--|------|------|------|------|
| t <sub>DSENSE2H</sub>  | Delay response time from rising edge of INPUT pin  | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSE max</sub><br>(see <a href="#">Figure 4</a> )  |      | 110  | 600  | μs   |
| Δt <sub>DSENSE2H</sub> | Delay response time between rising edge of output current and rising edge of current sense | V <sub>SENSE</sub> < 4V,<br>I <sub>SENSE</sub> = 90 % of I <sub>SENSEMAX</sub> ,<br>I <sub>OUT</sub> = 90 % of I <sub>OUTMAX</sub><br>I <sub>OUTMAX</sub> = 10 (see <a href="#">Figure 7</a> ) |      |      | 300  | μs   |
| t <sub>DSENSE2L</sub>  | Delay response time from falling edge of INPUT pin   | V <sub>SENSE</sub> < 4 V, 5 A < I <sub>out</sub> < 25 A<br>I <sub>SENSE</sub> = 10 % of I <sub>SENSE max</sub><br>(see <a href="#">Figure 4</a> )  |      | 100  | 250  | μs   |

- Parameter guaranteed by design; it is not tested.
- Fault conditions includes: power limitation, overtemperature and open-load off-state detection.

Table 10. Open-load detection (8 V < V<sub>CC</sub> < 18 V)

| Symbol               | Parameter   | Test conditions   | Min. | Typ. | Max. | Unit |
|----------------------|---|---|------|------|------|------|
| V <sub>OL</sub>      | Open-load off-state voltage detection threshold                                       | V <sub>IN</sub> = 0 V, 8 V < V <sub>CC</sub> < 18 V   | 2    | —    | 4    | V    |
| I <sub>OL</sub>      | Open-load on-state current detection threshold  | V <sub>IN</sub> = 5 V, 8 V < V <sub>CC</sub> < 18 V<br>I <sub>SENSE</sub> = 5 μA                  | 10   | —    | 100  | mA   |
| t <sub>DSTKON</sub>  | Output short circuit to V <sub>CC</sub> detection delay at turn off                   | See <a href="#">Figure 5</a>  | 180  | —    | 1200 | μs   |
| I <sub>L(off2)</sub> | Off-state output current at V <sub>OUT</sub> = 4 V                                    | V <sub>IN</sub> = 0 V; V <sub>SENSE</sub> = 0 V<br>V <sub>OUT</sub> rising from 0 V to 4 V        | -120 | —    | 0    | μA   |
| td_vol               | Delay response from output rising edge to V <sub>SENSE</sub> rising edge in open-load | V <sub>IN</sub> = 0 V; V <sub>OUT</sub> = 4 V<br>V <sub>SENSE</sub> = 90 % of V <sub>SENSEH</sub> |      | —    | 20   | μs   |

Figure 4. Current sense delay characteristics




Figure 5. Open-load off-state delay timing




Figure 6. Switching characteristics




Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)




Figure 8. Output voltage drop limitation




Figure 9.  $I_{OUT}/I_{SENSE}$  vs  $I_{OUT}$





Figure 10. Maximum current sense ratio drift vs load current<sup>(1)</sup>



1. Parameter guaranteed by design; it is not tested.

Table 11. Truth table

| Conditions  | Input | Output                        | Sense ( $V_{CSD} = 0\text{ V}$ ) <sup>(1)</sup> |
|---|-------|-------------------------------|---|
| Normal operation  | L     | L                             | 0   |
|   | H     | H                             | Nominal   |
| Overtemperature   | L     | L                             | 0   |
|   | H     | L                             | $V_{SENSEH}$                                    |
| Undervoltage  | L     | L                             | 0   |
|   | H     | L                             | 0   |
| Overload  | H     | X<br>(no power limitation)    | Nominal   |
|   | H     | Cycling<br>(power limitation) | $V_{SENSEH}$                                    |
| Short circuit to GND<br>(Power limitation)                      | L     | L                             | 0   |
|   | H     | L                             | $V_{SENSEH}$                                    |
| Open-load off-state<br>(with external pull up)                  | L     | H                             | $V_{SENSEH}$                                    |
| Short circuit to $V_{CC}$<br>(external pull up<br>disconnected) | L     | H                             | $V_{SENSEH}$                                    |
|   | H     | H                             | $V_{SENSEH}$<br>< Nominal                       |
| Negative output voltage<br>clamp                                | L     | L                             | 0   |

1. If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.



**Table 12. Electrical transient requirements (part 1/3)**

| ISO 7637-2:<br>2004(E)<br>Test Pulse | Test levels <sup>(1)</sup> |        | Number of pulses or test times | Burst cycle/pulse repetition time |        | Delays and impedance |
|--------------------------------------|----------------------------|--------|--------------------------------|-----------------------------------|--------|----------------------|
|                                      | III                        | IV     |                                |                                   |        |                      |
| 1                                    | -75 V                      | -100 V | 5000 pulses                    | 0.5 s                             | 5 s    | 2 ms, 10 Ω           |
| 2a                                   | +37 V                      | +50 V  | 5000 pulses                    | 0.2 s                             | 5 s    | 50 μs, 2 Ω           |
| 3a                                   | -100 V                     | -150 V | 1h                             | 90 ms                             | 100 ms | 0.1 μs, 50 Ω         |
| 3b                                   | +75 V                      | +100 V | 1h                             | 90 ms                             | 100 ms | 0.1 μs, 50 Ω         |
| 4                                    | -6 V                       | -7 V   | 1 pulse                        |                                   |        | 100 ms, 0.01 Ω       |
| 5b <sup>(2)</sup>                    | +65 V                      | +87 V  | 1 pulse                        |                                   |        | 400 ms, 2 Ω          |

1. The above test levels must be considered referred to  $V_{CC} = 13.5$  V except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.

**Table 13. Electrical transient requirements (part 2/3)**

| ISO 7637-2:<br>2004(E)<br>Test Pulse | Test level results <sup>(1)</sup> |    |
|--------------------------------------|-----------------------------------|----|
|                                      | III                               | IV |
| 1                                    | C                                 | C  |
| 2a                                   | C                                 | C  |
| 3a                                   | C                                 | C  |
| 3b                                   | C                                 | C  |
| 4                                    | C                                 | C  |
| 5b <sup>(2)(3)</sup>                 | C                                 | C  |

1. The above test levels must be considered referred to  $V_{CC} = 13.5$  V except for pulse 5b.
2. Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.
3. Suppressed load dump (pulse 5b) is withstood with a minimum load connected as specified in [Table 3: Absolute maximum ratings](#).

**Table 14. Electrical transient requirements (part 3/3)**

| Class | Contents   |
|-------|--|
| C     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the |

## 2.4 Waveforms

Figure 11. Normal operation




Figure 12. Overload or short to GND




Figure 13. Intermittent overload




Figure 14. Off-state open-load with external circuitry




Figure 15. Short to V<sub>CC</sub>





Figure 16. T<sub>J</sub> evolution in overload or short to GND



## 2.5 Electrical characteristics curves

Figure 17. Off-state output current




Figure 18. High level input current




Figure 19. Input clamp voltage




Figure 20. Input high level voltage




Figure 21. Input low level voltage




Figure 22. Input hysteresis voltage




Figure 23. On-state resistance vs  $T_{case}$




Figure 24. On-state resistance vs  $V_{CC}$




Figure 25. Undervoltage shutdown




Figure 26.  $I_{LIMH}$  vs  $T_{case}$




Figure 27. Turn-on voltage slope




Figure 28. Turn-off voltage slope




Figure 29. CS\_DIS clamp voltage




Figure 30. Low level CS\_DIS voltage






Figure 31. High level CS\_DIS voltage



### 3 Application information

Figure 32. Application schematic



Note: Channel 2 has the same internal circuit as channel 1.

#### 3.1 Load dump protection

D<sub>id</sub> is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V<sub>CC</sub> max DC rating. The same applies if the device is subject to transients on the V<sub>CC</sub> line that are greater than the ones shown in the ISO 7637-2 2004 (E) table.

#### 3.2 MCU I/Os protection

When negative transients are present on the V<sub>CC</sub> line, the control pins are pulled negative to approximately -1.5 V. ST suggests to insert a resistor (R<sub>prot</sub>) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

##### Equation 1

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH}) / I_{IHmax}$$

Calculation example:

For V<sub>CCpeak</sub> = -1.5 V and I<sub>latchup</sub> ≥ 20 mA; V<sub>OHμC</sub> ≥ 4.5 V

75 Ω ≤ R<sub>prot</sub> ≤ 240 kΩ.

Recommended values: R<sub>prot</sub> = 10 kΩ, C<sub>EXT</sub> = 10 nF.




### 3.3 Current sense and diagnostic

The current sense pin performs a double function (see [Figure 33: Current sense and diagnostic](#)):

- **Current mirror of the load current in normal operation**, delivering a current proportional to the load one according to a known ratio  $K_X$ .  
The current  $I_{SENSE}$  can be easily converted to a voltage  $V_{SENSE}$  by means of an external resistor  $R_{SENSE}$ . Linearity between  $I_{OUT}$  and  $V_{SENSE}$  is ensured up to 5V minimum (see parameter  $V_{SENSE}$  in [Table 9: Current sense \(8 V < VCC < 18 V\)](#)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics [Table 9: Current sense \(8 V < VCC < 18 V\)](#)).
- **Diagnostic flag in fault conditions**, delivering a fixed voltage  $V_{SENSEH}$  up to a maximum current  $I_{SENSEH}$  in case of the following fault conditions (refer to [Truth table](#)):
  - Power limitation activation
  - Overtemperature
  - Short to  $V_{CC}$  in off-state
  - Open-load in off-state with additional external components.

A logic level high on CS\_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.

**Figure 33. Current sense and diagnostic**



### 3.3.1 Short to $V_{CC}$ and off-state open-load detection

Short to  $V_{CC}$

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

Off-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable  $V_{PU}$  to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.


For proper open-load detection in off-state, the external pull-up resistor must be selected according to the following formula:

$$V_{OUT}|_{Pull-up\_ON} = \frac{R_{PD} \cdot V_{PU} - R_{PU} \cdot R_{PD} \cdot I_{L(off2)}}{R_{PU} + R_{PD}} > V_{OLmax} = 4V$$

For the values of  $V_{OLmin}$ ,  $V_{OLmax}$ , and  $I_{L(off2)}$  see [Table 10: Open-load detection \(8 V < VCC < 18 V\)](#).

### 3.4 Maximum demagnetization energy ( $V_{CC} = 13.5\text{ V}$ )

Figure 34. Maximum turn-off current versus inductance




Note: Values are generated with  $R_L = 0\ \Omega$ .  
 In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 4 Package and PCB thermal data

### 4.1 PowerSO-16 thermal data

Figure 35. PowerSO-16 PC board<sup>(1)</sup>



1. Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).

Figure 36.  $R_{thj-amb}$  vs PCB copper area in open box free air condition (one channel ON)




Figure 37. PowerSO-16 thermal impedance junction ambient single pulse (one channel ON)





Figure 38. Thermal fitting model of a double channel HSD in PowerSO-16<sup>(1)</sup>



1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Equation 2: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

$$\text{where } \delta = t_p / T$$

**Table 15. Thermal parameters**

| Area/island (cm <sup>2</sup> ) | Footprint | 2  | 8  |
|--------------------------------|-----------|----|----|
| R1=R7 (°C/W)                   | 0.05      |    |    |
| R2=R8 (°C/W)                   | 0.4       |    |    |
| R3 (°C/W)                      | 1         |    |    |
| R4 (°C/W)                      | 7         |    |    |
| R5 (°C/W)                      | 12        | 10 | 8  |
| R6 (°C/W)                      | 22        | 18 | 12 |
| C1=C7 (W.s/°C)                 | 0.01      |    |    |
| C2=C8 (W.s/°C)                 | 0.1       |    |    |
| C3 (W.s/°C)                    | 1         |    |    |
| C4 (W.s/°C)                    | 2         |    |    |
| C5 (W.s/°C)                    | 3         | 4  | 7  |
| C6 (W.s/°C)                    | 5         | 6  | 12 |

## 5 Package information

### 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 5.2 PowerSO-16 mechanical data

Figure 39. PowerSO-16 package dimensions




Table 16. PowerSO-16 mechanical data

| Dim.  | mm         |      |       |
|-------|------------|------|-------|
|       | Min.       | Typ. | Max.  |
| A1    | 0          | 0.05 | 0.1   |
| A2    | 3.4        | 3.5  | 3.6   |
| A3    | 1.2        | 1.3  | 1.4   |
| A4    | 0.15       | 0.2  | 0.25  |
| a     |            | 0.2  |       |
| b     | 0.27       | 0.35 | 0.43  |
| c     | 0.23       | 0.27 | 0.32  |
| D     | 9.4        | 9.5  | 9.6   |
| D1    | 7.4        | 7.5  | 7.6   |
| d     | 0          | 0.05 | 0.1   |
| E (1) | 13.85      | 14.1 | 14.35 |
| E1    | 9.3        | 9.4  | 9.5   |
| E2    | 7.3        | 7.4  | 7.5   |
| E3    | 5.9        | 6.1  | 6.3   |
| e     |            | 0.8  |       |
| e1    |            | 5.6  |       |
| F     |            | 0.5  |       |
| G     |            | 1.2  |       |
| L     | 0.8        | 1    | 1.1   |
| R1    |            |      | 0.25  |
| R2    |            | 0.8  |       |
| T     | 2°         | 5°   | 8°    |
| T1    | 6° (typ.)  |      |       |
| T2    | 10° (typ.) |      |       |



### 5.3 Packing information

Figure 40. PowerSO-16 tube shipment (no suffix)




Figure 41. PowerSO-16 tape and reel shipment (suffix "TR")





Figure 42. PowerSO-16 suggested pad layout



## 6 Order codes

Table 17. Device summary

| Package    | Order codes   |                 |
|------------|---------------|-----------------|
|            | Tube          | Tape and reel   |
| PowerSO-16 | VND5E006ASP-E | VND5E006ASPTR-E |

## 7 Revision history

**Table 18. Document revision history**

| Date        | Revision | Changes  |
|-------------|----------|--|
| 18-Apr-2010 | 1        | Initial release.   |
| 02-Jul-2010 | 2        | Updated <i>Features</i> list.  |
| 21-Jul-2010 | 3        | Updated <i>Table 9: Current sense (8 V &lt; VCC &lt; 18 V)</i> .   |
| 19-Jan-2011 | 4        | Added <i>Section 3.4: Maximum demagnetization energy (VCC = 13.5 V)</i><br><i>Table 3: Absolute maximum ratings:</i><br>– E <sub>MAX</sub> : updated value and test condition<br><i>Table 4: Thermal data</i><br>– Added R <sub>thj-case</sub> row |
| 19-Sep-2013 | 5        | Updated Disclaimer.  |
| 28-Oct-2013 | 6        | Updated footnote 2 into the <i>Table 12: Electrical transient requirements (part 1/3)</i> and <i>Table 13: Electrical transient requirements (part 2/3)</i> .  |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)





Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.