

# SDR SDRAM

## MT48LC4M32B2 – 1 Meg x 32 x 4 Banks

### Features

- PC100-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge and auto refresh modes
- Self refresh mode (not available on AT devices)
- Auto refresh
  - 64ms, 4096-cycle refresh (commercial and industrial)
  - 16ms, 4096-cycle refresh (automotive)
- LVTTTL-compatible inputs and outputs
- Single 3.3V  $\pm 0.3V$  power supply
- Supports CAS latency (CL) of 1, 2, and 3

### Options

- Configuration
  - 4 Meg x 32 (1 Meg x 32 x 4 banks)
- Package – OCPL<sup>1</sup>
  - 86-pin TSOP II (400 mil)
  - 86-pin TSOP II (400 mil) Pb-free
  - 90-ball VFBGA (8mm x 13mm)
  - 90-ball VFBGA (8mm x 13mm) Pb-free
- Timing (cycle time)
  - 6ns (166 MHz)
  - 6ns (166 MHz)
  - 7ns (143 MHz)
- Revision
- Operating temperature range
  - Commercial (0°C to +70°C)
  - Industrial (–40°C to +85°C)
  - Automotive (–40°C to +105°C)

### Marking

4M32B2

TG  
P  
F5  
B5

–6A<sup>3</sup>  
–6<sup>2</sup>  
–7<sup>2</sup>

:G/:L

None  
IT  
AT<sup>4</sup>

- Notes:
1. Off-center parting line.
  2. Available only on Revision G.
  3. Available only on Revision L.
  4. Contact Micron for availability.

**Table 1: Key Timing Parameters**

CL = CAS (READ) latency

Speed Grade	Clock Frequency (MHz)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-6	167	3-3-3	18	18	18
-6A	167	3-3-3	18	18	18
-7	143	3-3-3	20	20	21

**Table 2: Address Table**

Parameter	4 Meg x 32
Configuration	1 Meg x 32 x 4 banks
Refresh count	4K
Row addressing	4K A[11:0]
Bank addressing	4 BA[1:0]
Column addressing	256 A[7:0]

**Table 3: 128Mb (x32) SDR Part Numbering**

Part Numbers	Architecture
MT48LC4M32B2TG	4 Meg x 32
MT48LC4M32B2P	4 Meg x 32
MT48LC4M32B2F5 <sup>1</sup>	4 Meg x 32
MT48LC4M32B2B5 <sup>1</sup>	4 Meg x 32

Note: 1. FBGA Device Decoder: [www.micron.com/decoder](http://www.micron.com/decoder).

## Contents

General Description .....	7
Automotive Temperature .....	7
Functional Block Diagram .....	8
Pin and Ball Assignments and Descriptions .....	9
Package Dimensions .....	12
Temperature and Thermal Impedance .....	14
Electrical Specifications .....	17
Electrical Specifications – I <sub>DD</sub> Parameters .....	18
Electrical Specifications – AC Operating Conditions .....	20
Functional Description .....	23
Commands .....	24
COMMAND INHIBIT .....	24
NO OPERATION (NOP) .....	25
LOAD MODE REGISTER (LMR) .....	25
ACTIVE .....	25
READ .....	26
WRITE .....	27
PRECHARGE .....	28
BURST TERMINATE .....	28
REFRESH .....	29
AUTO REFRESH .....	29
SELF REFRESH .....	29
Truth Tables .....	30
Initialization .....	35
Mode Register .....	37
Burst Length .....	39
Burst Type .....	39
CAS Latency .....	41
Operating Mode .....	41
Write Burst Mode .....	41
Bank/Row Activation .....	42
READ Operation .....	43
WRITE Operation .....	52
Burst Read/Single Write .....	59
PRECHARGE Operation .....	60
Auto Precharge .....	60
AUTO REFRESH Operation .....	72
SELF REFRESH Operation .....	74
Power-Down .....	76
Clock Suspend .....	77

## List of Figures

Figure 1: 4 Meg x 32 Functional Block Diagram .....	8
Figure 2: 86-Pin TSOP Pin Assignments (Top View) .....	9
Figure 3: 90-Ball FBGA Ball Assignments (Top View) .....	10
Figure 4: 86-Pin Plastic TSOP II (400 mil) – Package Codes TG/P .....	12
Figure 5: 90-Ball VFBGA (8mm x 13mm) .....	13
Figure 6: Example: Temperature Test Point Location, 54-Pin TSOP (Top View) .....	15
Figure 7: Example: Temperature Test Point Location, 90-Ball VFBGA (Top View) .....	16
Figure 8: ACTIVE Command .....	25
Figure 9: READ Command .....	26
Figure 10: WRITE Command .....	27
Figure 11: PRECHARGE Command .....	28
Figure 12: Initialize and Load Mode Register .....	36
Figure 13: Mode Register Definition .....	38
Figure 14: CAS Latency .....	41
Figure 15: Example: Meeting $t_{RCD}(\text{MIN})$ When $2 < t_{RCD}(\text{MIN})/t_{CK} \leq 3$ .....	42
Figure 16: Consecutive READ Bursts .....	44
Figure 17: Random READ Accesses .....	45
Figure 18: READ-to-WRITE .....	46
Figure 19: READ-to-WRITE With Extra Clock Cycle .....	47
Figure 20: READ-to-PRECHARGE .....	47
Figure 21: Terminating a READ Burst .....	48
Figure 22: Alternating Bank Read Accesses .....	49
Figure 23: READ Continuous Page Burst .....	50
Figure 24: READ – DQM Operation .....	51
Figure 25: WRITE Burst .....	52
Figure 26: WRITE-to-WRITE .....	53
Figure 27: Random WRITE Cycles .....	54
Figure 28: WRITE-to-READ .....	54
Figure 29: WRITE-to-PRECHARGE .....	55
Figure 30: Terminating a WRITE Burst .....	56
Figure 31: Alternating Bank Write Accesses .....	57
Figure 32: WRITE – Continuous Page Burst .....	58
Figure 33: WRITE – DQM Operation .....	59
Figure 34: READ With Auto Precharge Interrupted by a READ .....	61
Figure 35: READ With Auto Precharge Interrupted by a WRITE .....	62
Figure 36: READ With Auto Precharge .....	63
Figure 37: READ Without Auto Precharge .....	64
Figure 38: Single READ With Auto Precharge .....	65
Figure 39: Single READ Without Auto Precharge .....	66
Figure 40: WRITE With Auto Precharge Interrupted by a READ .....	67
Figure 41: WRITE With Auto Precharge Interrupted by a WRITE .....	67
Figure 42: WRITE With Auto Precharge .....	68
Figure 43: WRITE Without Auto Precharge .....	69
Figure 44: Single WRITE With Auto Precharge .....	70
Figure 45: Single WRITE Without Auto Precharge .....	71
Figure 46: Auto Refresh Mode .....	73
Figure 47: Self Refresh Mode .....	75
Figure 48: Power-Down Mode .....	76
Figure 49: Clock Suspend During WRITE Burst .....	77
Figure 50: Clock Suspend During READ Burst .....	78

---

Figure 51: Clock Suspend Mode .....	79
-------------------------------------	----

## List of Tables

Table 1: Key Timing Parameters .....	1
Table 2: Address Table .....	2
Table 3: 128Mb (x32) SDR Part Numbering .....	2
Table 4: Pin/Ball Descriptions .....	11
Table 5: Temperature Limits .....	14
Table 6: Thermal Impedance Simulated Values .....	15
Table 7: Absolute Maximum Ratings .....	17
Table 8: DC Electrical Characteristics and Operating Conditions .....	17
Table 9: Capacitance .....	17
Table 10: I <sub>DD</sub> Specifications and Conditions – Revision G .....	18
Table 11: I <sub>DD</sub> Specifications and Conditions – Revision L .....	18
Table 12: Electrical Characteristics and Recommended AC Operating Conditions .....	20
Table 13: AC Functional Characteristics .....	21
Table 14: Truth Table – Commands and DQM Operation .....	24
Table 15: Truth Table – Current State Bank <i>n</i> , Command to Bank <i>n</i> .....	30
Table 16: Truth Table – Current State Bank <i>n</i> , Command to Bank <i>m</i> .....	32
Table 17: Truth Table – CKE .....	34
Table 18: Burst Definition Table .....	40

## General Description

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM with asynchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 33,554,432-bit banks is organized as 4096 rows by 256 columns by 32 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA[1:0] select the bank; A[11:0] select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable read or write burst lengths (BL) of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the  $2n$  rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTTL-compatible.

The devices offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.


## Automotive Temperature

The automotive temperature (AT) option adheres to the following specifications:

- 16ms refresh rate
- Self refresh not supported
- Ambient and case temperature cannot be less than  $-40^{\circ}\text{C}$  or greater than  $105^{\circ}\text{C}$

## Functional Block Diagram


**Figure 1: 4 Meg x 32 Functional Block Diagram**































































































## Pin and Ball Assignments and Descriptions

**Figure 2: 86-Pin TSOP Pin Assignments (Top View)**



Note: 1. Package may or may not be assembled with a location notch.

**Figure 3: 90-Ball FBGA Ball Assignments (Top View)**


	1	2	3	4	5	6	7	8	9
A	 DQ26	 DQ24	 V <sub>SS</sub>				 V <sub>DD</sub>	 DQ23	 DQ21
B	 DQ28	 V <sub>DDQ</sub>	 V <sub>SSQ</sub>				 V <sub>DDQ</sub>	 V <sub>SSQ</sub>	 DQ19
C	 V <sub>SSQ</sub>	 DQ27	 DQ25				 DQ22	 DQ20	 V <sub>DDQ</sub>
D	 V <sub>SSQ</sub>	 DQ29	 DQ30				 DQ17	 DQ18	 V <sub>DDQ</sub>
E	 V <sub>DDQ</sub>	 DQ31	 NC				 NC	 DQ16	 V <sub>SSQ</sub>
F	 V <sub>SS</sub>	 DQM3	 A3				 A2	 DQM2	 V <sub>DD</sub>
G	 A4	 A5	 A6				 A10	 A0	 A1
H	 A7	 A8	 NC				 NC	 BA1	 A11
J	 CLK	 CKE	 A9				 BA0	 CS#	 RAS#
K	 DQM1	 NU	 NC				 CAS#	 WE#	 DQM0
L	 V <sub>DDQ</sub>	 DQ8	 V <sub>SS</sub>				 V <sub>DD</sub>	 DQ7	 V <sub>SSQ</sub>
M	 V <sub>SSQ</sub>	 DQ10	 DQ9				 DQ6	 DQ5	 V <sub>DDQ</sub>
N	 V <sub>SSQ</sub>	 DQ12	 DQ14				 DQ1	 DQ3	 V <sub>DDQ</sub>
P	 DQ11	 V <sub>DDQ</sub>	 V <sub>SSQ</sub>				 V <sub>DDQ</sub>	 V <sub>SSQ</sub>	 DQ4
R	 DQ13	 DQ15	 V <sub>SS</sub>				 V <sub>DD</sub>	 DQ0	 DQ2

**Table 4: Pin/Ball Descriptions**

Symbol	Type	Description
CLK	Input	<b>Clock:</b> CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	<b>Clock enable:</b> CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides precharge power-down and SELF REFRESH operation (all banks idle), active power-down (row active in any bank), or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
CS#	Input	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH, but READ/WRITE bursts already in progress will continue, and DQM operation will retain its DQ mask capability while CS# is HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
CAS#, RAS#, WE#	Input	<b>Command inputs:</b> CAS#, RAS#, and WE# (along with CS#) define the command being entered.
DQM[3:0]	Input	<b>Input/output mask:</b> DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are High-Z (two-clock latency) during a READ cycle. DQM0 corresponds to DQ[7:0], DQM1 corresponds to DQ[15:8], DQM2 corresponds to DQ[23:16], and DQM3 corresponds to DQ[31:24]. DQM[3:0] are considered the same state when referenced as DQM.
BA[1:0]	Input	<b>Bank address inputs:</b> BA[1:0] define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
A[11:0]	Input	<b>Address inputs:</b> A[11:0] are sampled during the ACTIVE command (row address A[10:0]) and READ or WRITE command (column address A[7:0] with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA[1:0] (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ[31:0]	Input/Output	<b>Data input/output:</b> Data bus.
NC	–	<b>No connect:</b> These pins should be left unconnected. Pin 70 is reserved for SSTL reference voltage supply.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> Isolated on the die for improved noise immunity.
V <sub>SSQ</sub>	Supply	<b>DQ ground:</b> Provides isolated ground to DQs for improved noise immunity.
V <sub>DD</sub>	Supply	<b>Power supply:</b> 3.3V ±0.3V.
V <sub>SS</sub>	Supply	Ground.


## Package Dimensions

**Figure 4: 86-Pin Plastic TSOP II (400 mil) – Package Codes TG/P**



- Notes:
1. All dimensions are in millimeters.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
  3. "2X" means the notch is present in two locations (both ends of the device).
  4. Package may or may not be assembled with a location notch.

**Figure 5: 90-Ball VFBGA (8mm x 13mm)**



- Notes:
1. All dimensions are in millimeters.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
  3. Recommended pad size for PCB is 0.33mm ±0.025mm.

## Temperature and Thermal Impedance

It is imperative that the SDRAM device's temperature specifications, shown in Temperature Limits below, be maintained to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 6 (page 15) for the applicable die revision and packages being made available. These thermal impedance values vary according to the density, package, and particular design used for each device.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications" prior to using the thermal impedances listed in Table 6 (page 15). To ensure the compatibility of current and future designs, contact Micron Applications Engineering to confirm thermal impedance values.

The SDRAM device's safe junction temperature range can be maintained when the  $T_C$  specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.

**Table 5: Temperature Limits**

Parameter		Symbol	Min	Max	Unit	Notes
Operating case temperature	Commercial	$T_C$	0	80	°C	1, 2, 3, 4
	Industrial		-40	90		
	Automotive		-40	105		
Junction temperature	Commercial	$T_J$	0	85	°C	3
	Industrial		-40	95		
	Automotive		-40	110		
Ambient temperature	Commercial	$T_A$	0	70	°C	3, 5
	Industrial		-40	85		
	Automotive		-40	105		
Peak reflow temperature		$T_{PEAK}$	—	260	°C	


- Notes:
1. MAX operating case temperature  $T_C$  is measured in the center of the package on the top side of the device, as shown in Figure 6 (page 15) and Figure 7 (page 16).
  2. Device functionality is not guaranteed if the device exceeds maximum  $T_C$  during operation.
  3. All temperature specifications must be satisfied.
  4. The case temperature should be measured by gluing a thermocouple to the top-center of the component. This should be done with a 1mm bead of conductive epoxy, as defined by the JEDEC EIA/JESD51 standards. Take care to ensure that the thermocouple bead is touching the case.
  5. Operating ambient temperature surrounding the package.

**Table 6: Thermal Impedance Simulated Values**

Die Revision	Package	Substrate	$\Theta_{JA}$ (°C/W) Airflow = 0m/s	$\Theta_{JA}$ (°C/W) Airflow = 1m/s	$\Theta_{JA}$ (°C/W) Airflow = 2m/s	$\Theta_{JB}$ (°C/W)	$\Theta_{JC}$ (°C/W)
G	86-pin TSOP	Low Conductivity	82.2	65	59.7	49.4	10.3
		High Conductivity	55	47.2	45.1	40.6	
	90-ball VFBGA	Low Conductivity	64.6	50.8	45.3	37.5	1.8
		High Conductivity	48.2	41.1	38.1	32.1	
L	86-pin TSOP	Low Conductivity	122.3	105.6	98.1	89.5	20.7
		High Conductivity	101.9	93.5	88.8	87.6	
	90-ball VFBGA	Low Conductivity	76.8	63.1	63.1	50.1	10.4
		High Conductivity	56.3	49.6	49.6	43.5	


- Notes:
1. For designs expected to last beyond the die revision listed, contact Micron Applications Engineering to confirm thermal impedance values.
  2. Thermal resistance data is sampled from multiple lots, and the values should be viewed as typical.
  3. These are estimates; actual results may vary.

**Figure 6: Example: Temperature Test Point Location, 54-Pin TSOP (Top View)**



- Note:
1. Package may or may not be assembled with a location notch.

**Figure 7: Example: Temperature Test Point Location, 90-Ball VFBGA (Top View)**





## Electrical Specifications

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 7: Absolute Maximum Ratings**

Voltage/Temperature	Symbol	Min	Max	Unit
Voltage on $V_{DD}$ , $V_{DDQ}$ supply relative to $V_{SS}$	$V_{DD}$ , $V_{DDQ}$	-1	4.6	V
Voltage on inputs, NC, or I/O pins relative to $V_{SS}$	$V_{IN}$	-1	4.6	V
Storage temperature (plastic)	$T_{STG}$	-55	150	°C
Power dissipation		-	1	W

**Table 8: DC Electrical Characteristics and Operating Conditions**

Notes 1, 2 apply to all parameters and conditions;  $V_{DD}$ ,  $V_{DDQ} = 3.3V \pm 0.3V$

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Supply voltage	$V_{DD}$ , $V_{DDQ}$	3	3.6	V	
Input high voltage: Logic 1; All inputs	$V_{IH}$	2	$V_{DD} + 0.3$	V	3
Input low voltage: Logic 0; All inputs	$V_{IL}$	-0.3	0.8	V	3
Output high voltage: $I_{OUT} = -4mA$	$V_{OH}$	2.4	-	V	
Output low voltage: $I_{OUT} = 4mA$	$V_{OL}$	-	0.4	V	
Input leakage current: Any input $0V \leq V_{IN} \leq V_{DD}$ (All other pins not under test = 0V)	$I_L$	-5	5	$\mu A$	
Output leakage current: DQs are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$	$I_{OZ}$	-5	5	$\mu A$	
Operating temperature:	Commercial	$T_A$	-40	85	°C
	Industrial	$T_A$	-40	85	°C
	Automotive	$T_A$	-40	105	°C

- Notes:
1. All voltages referenced to  $V_{SS}$ .
  2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured:  
 $0^\circ C \leq T_A \leq +70^\circ C$  (commercial)  
 $-40^\circ C \leq T_A \leq +85^\circ C$  (industrial)  
 $-40^\circ C \leq T_A \leq +105^\circ C$  (automotive)
  3. Based on  $t_{CK} = 143$  MHz for -7, 166 MHz for -6/6A.

**Table 9: Capacitance**

Parameter	Symbol	Min	Max	Unit
Input capacitance: CLK	$C_{I1}$	2.5	3.5	pF
Input capacitance: All other input-only pins	$C_{I2}$	2.5	3.8	pF
Input/output capacitance: DQs	$C_{IO}$	4	6	pF

## Electrical Specifications – I<sub>DD</sub> Parameters

**Table 10: I<sub>DD</sub> Specifications and Conditions – Revision G**

Notes 1–5 apply to all parameters and conditions; V<sub>DD</sub>, V<sub>DDQ</sub> = 3.3V ±0.3V

Parameter/Condition	Symbol	Max		Unit	Notes
		-6	-7		
Operating current: Active mode; Burst = 2; READ or WRITE; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CL = 3	I <sub>DD1</sub>	190	165	mA	6, 7, 8, 9
Standby current: Power-down mode; CKE = LOW; All banks idle	I <sub>DD2</sub>	2	2	mA	
Standby current: Active mode; CS# = HIGH; CKE = HIGH; All banks active after t <sub>RCD</sub> met; No accesses in progress	I <sub>DD3</sub>	65	55	mA	8, 9
Operating current: Burst mode; Continuous burst; READ or WRITE; All banks active; CL = 3	I <sub>DD4</sub>	195	175	mA	6, 7, 8, 9
Auto refresh current: CS# = HIGH; CKE = HIGH; CL = 3	I <sub>DD5</sub>	320	320	mA	6, 7, 8, 9, 10
Self refresh current: CKE ≤ 0.2V	I <sub>DD6</sub>	2	2	mA	11, 12

**Table 11: I<sub>DD</sub> Specifications and Conditions – Revision L**

Notes 1–5 apply to all parameters and conditions; V<sub>DD</sub>, V<sub>DDQ</sub> = 3.3V ±0.3V

Parameter/Condition	Symbol	Max	Unit	Notes
		-6A		
Operating current: Active mode; Burst = 2; READ or WRITE; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CL = 3	I <sub>DD1</sub>	120	mA	6, 7, 8, 9
Standby current: Power-down mode; CKE = LOW; All banks idle	I <sub>DD2</sub>	2.5	mA	
Standby current: Active mode; CS# = HIGH; CKE = HIGH; All banks active after t <sub>RCD</sub> met; No accesses in progress	I <sub>DD3</sub>	45	mA	8, 9
Operating current: Burst mode; Continuous burst; READ or WRITE; All banks active; CL = 3	I <sub>DD4</sub>	120	mA	6, 7, 8, 9
Auto refresh current: CS# = HIGH; CKE = HIGH; CL = 3	I <sub>DD5</sub>	180	mA	6, 7, 8, 9, 10
Self refresh current: CKE ≤ 0.2V	I <sub>DD6</sub>	3	mA	11, 12

- Notes:
1. All voltages referenced to V<sub>SS</sub>.
  2. I<sub>DD</sub> specifications are tested after the device is properly initialized.
  3. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured for IT parts:  
0°C ≤ T<sub>A</sub> ≤ +70°C  
–40°C ≤ T<sub>A</sub> ≤ +85°C.
  4. t<sub>HZ</sub> defines the time at which the output achieves the open circuit condition; it is not a reference to V<sub>OH</sub> or V<sub>OL</sub>. The last valid data element will meet t<sub>OH</sub> before going High-Z.
  5. Other input signals are allowed to transition no more than once in any two-clock period and are otherwise at valid V<sub>IH</sub> or V<sub>IL</sub> levels.
  6. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
  7. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.

8. The  $I_{DD}$  current will decrease as CL is reduced. This is due to the fact that the maximum cycle rate is slower as CL is reduced.
9. JEDEC and PC100 specify three clocks.
10. AC timing and  $I_{DD}$  tests have  $V_{IL} = 0.25$  and  $V_{IH} = 2.75$ , with timing referenced to the 1.5V crossover point.
11. Enables on-chip refresh and address counters.
12. CKE is HIGH during refresh command period  $t_{RFC}$  (MIN), or else CKE is LOW. The  $I_{DD6}$  limit is actually a nominal value and does not result in a fail value.

## Electrical Specifications – AC Operating Conditions

**Table 12: Electrical Characteristics and Recommended AC Operating Conditions**

Notes 1–6 apply to all parameters and conditions

Parameter		Symbol	-6		-6A		-7		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Access time from CLK (positive edge)	CL = 3	$t_{AC(3)}$	–	5.5	–	5.4	–	5.5	ns	
	CL = 2	$t_{AC(2)}$	–	7.5 <sup>7</sup>	–	7.5	–	8	ns	
	CL = 1	$t_{AC(1)}$	–	17 <sup>7</sup>	–	17	–	17	ns	
Address hold time		$t_{AH}$	1.0	–	0.8	–	1	–	ns	
Address setup time		$t_{AS}$	1.5	–	1.5	–	2	–	ns	
CLK high-level width		$t_{CH}$	2.5	–	2.5	–	2.75	–	ns	
CLK low-level width		$t_{CL}$	2.5	–	2.5	–	2.75	–	ns	
Clock cycle time	CL = 3	$t_{CK(3)}$	6	–	6	–	7	–	ns	8
	CL = 2	$t_{CK(2)}$	10 <sup>7</sup>	–	10	–	10	–	ns	8
	CL = 1	$t_{CK(1)}$	20 <sup>7</sup>	–	20	–	20	–	ns	8
CKE hold time		$t_{CKH}$	1.0	–	0.8	–	1	–	ns	
CKE setup time		$t_{CKS}$	1.5	–	1.5	–	2	–	ns	
CS#, RAS#, CAS#, WE#, DQM hold time		$t_{CMH}$	1.0	–	0.8	–	1	–	ns	
CS#, RAS#, CAS#, WE#, DQM setup time		$t_{CMS}$	1.5	–	1.5	–	2	–	ns	
Data-in hold time		$t_{DH}$	1.0	–	0.8	–	1	–	ns	
Data-in setup time		$t_{DS}$	1.5	–	1.5	–	2	–	ns	
Data-out High-Z time	CL = 3	$t_{HZ(3)}$	–	5.5	–	5.4	–	5.5	ns	9
	CL = 2	$t_{HZ(2)}$	–	7.5 <sup>7</sup>	–	7.5	–	8	ns	9
	CL = 1	$t_{HZ(1)}$	–	17 <sup>7</sup>	–	17	–	17	ns	9
Data-out Low-Z time		$t_{LZ}$	1	–	1	–	1	–	ns	
Data-out hold time		$t_{OH}$	2	–	3	–	2.5	–	ns	
ACTIVE-to-PRECHARGE command		$t_{RAS}$	42	120,000	42	120,000	42	120,000	ns	
ACTIVE-to-ACTIVE command period		$t_{RC}$	60	–	60	–	70	–	ns	10
AUTO REFRESH period		$t_{RFC}$	60	–	60	–	70	–	ns	
ACTIVE-to-READ or WRITE delay		$t_{RCD}$	18	–	18	–	20	–	ns	
Refresh period (4096 rows)		$t_{REF}$	–	64	–	64	–	64	ms	
Refresh period – automotive (4096 rows)		$t_{REF_{AT}}$	–	16	–	16	–	16	ms	
PRECHARGE command period		$t_{RP}$	18	–	18	–	20	–	ns	
ACTIVE bank <i>a</i> to ACTIVE bank <i>b</i> command		$t_{RRD}$	12	–	12	–	15	–	ns	11
Transition time		$t_T$	0.3	1.2	0.3	1.2	0.3	1.2	ns	3
WRITE recovery time		$t_{WR}$	1 CLK + 6ns	–	1 CLK + 7ns	–	1 CLK + 7ns	–	$t_{CK}$	12
			12	–	12	–	14	–	ns	13
Exit SELF REFRESH-to-ACTIVE command		$t_{XSR}$	70	–	67	–	70	–	ns	14

**Table 13: AC Functional Characteristics**


Notes 1–6 apply to all parameters and conditions

Notes 1 to 6 apply to all parameters and conditions

Parameter		Symbol	-6	-6A	-7	Unit	Notes
READ/WRITE command to READ/WRITE command		$t_{\text{CCD}}$	1	1	1	$t_{\text{CK}}$	
CKE to clock disable or power-down entry mode		$t_{\text{CKED}}$	1	1	1	$t_{\text{CK}}$	15
CKE to clock enable or power-down exit setup mode		$t_{\text{PED}}$	1	1	1	$t_{\text{CK}}$	
DQM to input data delay		$t_{\text{DQD}}$	0	0	0	$t_{\text{CK}}$	
DQM to data mask during WRITES		$t_{\text{DQM}}$	0	0	0	$t_{\text{CK}}$	
DQM to data High-Z during READs		$t_{\text{DQZ}}$	2	2	2	$t_{\text{CK}}$	
WRITE command to input data delay		$t_{\text{DWD}}$	0	0	0	$t_{\text{CK}}$	
Data-in to ACTIVE command	CL = 3	$t_{\text{DAL}}(3)$	5	4	5	$t_{\text{CK}}$	16
	CL = 2	$t_{\text{DAL}}(2)$	4	4	4	$t_{\text{CK}}$	16
	CL = 1	$t_{\text{DAL}}(1)$	3	3	3	$t_{\text{CK}}$	16
Data-in to PRECHARGE command		$t_{\text{DPL}}$	3	3	3	$t_{\text{CK}}$	17
Last data-in to burst STOP command		$t_{\text{BDL}}$	1	1	1	$t_{\text{CK}}$	
Last data-in to new READ/WRITE command		$t_{\text{CDL}}$	1	1	1	$t_{\text{CK}}$	
Last data-in to burst PRECHARGE command		$t_{\text{RDL}}$	2	2	2	$t_{\text{CK}}$	17
LOAD MODE REGISTER command to ACTIVE or REFRESH command		$t_{\text{MRD}}$	2	2	2	$t_{\text{CK}}$	
Data-out to High-Z from PRECHARGE command	CL = 3	$t_{\text{ROH}}(3)$	3	3	3	$t_{\text{CK}}$	
	CL = 2	$t_{\text{ROH}}(2)$	2	2	2	$t_{\text{CK}}$	
	CL = 1	$t_{\text{ROH}}(1)$	1	1	1	$t_{\text{CK}}$	

- Notes:
- Minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range is ensured:  
 $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$  (commercial)  
 $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  (industrial)  
 $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$  (automotive)
  - Minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range is ensured for IT parts:  
 $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$   
 $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
  - An initial pause of 100 $\mu\text{s}$  is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. ( $V_{DD}$  and  $V_{DDQ}$  must be powered up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the  $t_{REF}$  refresh requirement is exceeded.
  - AC characteristics assume  $t_T = 1\text{ns}$ .
  - In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
  - $t_{HZ}$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{OH}$  or  $V_{OL}$ . The last valid data element will meet  $t_{OH}$  before going High-Z.
  - Not applicable for Revision G.
  - $V_{IH}$  overshoot:  $V_{IH,max} = V_{DDQ} + 1.2\text{V}$  for a pulse width  $\leq 3\text{ns}$ , and the pulse width cannot be greater than one third of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL,min} = -1.2\text{V}$  for a pulse width  $\leq 3\text{ns}$ , and the pulse width cannot be greater than one third of the cycle rate.

9. Outputs measured at 1.5V with equivalent load:



10. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.
11. Auto precharge mode only.
12. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including  $t_{WR}$ , and PRECHARGE commands). CKE may be used to reduce the data rate.
13.  $t_{CK} = 7\text{ns}$  for -7,  $6\text{ns}$  for -6/6A.
14. Address transitions average on transition every two clocks.
15. Timing is specified by  $t_{CKS}$ . Clock(s) specified as a reference only at minimum cycle rate.
16. Timing is specified by  $t_{WR}$  plus  $t_{RP}$ . Clock(s) specified as a reference only at minimum cycle rate.
17. Timing is specified by  $t_{WR}$ .

## Functional Description

In general, 128Mb SDRAM devices (1 Meg x 32 x 4 banks) are quad-bank DRAM that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 33,554,432-bit banks is organized as 4096 rows by 256 columns by 32 bits.

Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA[1:0] select the bank; A[11:0] select the row). The address bits (A[7:0]) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.

## Commands

The following table provides a quick reference of available commands, followed by a written description of each command. Additional Truth Tables (Table 15 (page 30), Table 16 (page 32), and Table 17 (page 34)) provide current state/next state information.

**Table 14: Truth Table – Commands and DQM Operation**

Note 1 applies to all parameters and conditions

Name (Function)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQ	Notes
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	X	X	X	
ACTIVE (select bank and activate row)	L	L	H	H	X	Bank/row	X	2
READ (select bank and column, and start READ burst)	L	H	L	H	L/H	Bank/col	X	3
WRITE (select bank and column, and start WRITE burst)	L	H	L	L	L/H	Bank/col	Valid	3
BURST TERMINATE	L	H	H	L	X	X	Active	4
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	X	Code	X	5
AUTO REFRESH or SELF REFRESH (enter self refresh mode)	L	L	L	H	X	X	X	6, 7
LOAD MODE REGISTER	L	L	L	L	X	Op-code	X	8
Write enable/output enable	X	X	X	X	L	X	Active	9
Write inhibit/output High-Z	X	X	X	X	H	X	High-Z	9

- Notes:
1. CKE is HIGH for all commands shown except SELF REFRESH.
  2. A[0:n] provide row address (where An is the most significant address bit), BA0 and BA1 determine which bank is made active.
  3. A[0:i] provide column address (where i = the most significant column address for a given device configuration). A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature. BA0 and BA1 determine which bank is being read from or written to.
  4. The purpose of the BURST TERMINATE command is to stop a data burst, thus the command could coincide with data on the bus. However, the DQ column reads a "Don't Care" state to illustrate that the BURST TERMINATE command can occur when there is no data present.
  5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: all banks precharged and BA0, BA1 are "Don't Care."
  6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
  7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
  8. A[11:0] define the op-code written to the mode register.
  9. Activates or deactivates the DQ during WRITES (zero-clock delay) and READS (two-clock delay).

## COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the device, regardless of whether the CLK signal is enabled. The device is effectively deselected. Operations already in progress are not affected.



## NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to the selected device (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.


## LOAD MODE REGISTER (LMR)

The mode registers are loaded via inputs A[n:0] (where An is the most significant address term), BA0, and BA1 (see Mode Register (page 37)). The LOAD MODE REGISTER command can only be issued when all banks are idle and a subsequent executable command cannot be issued until tMRD is met.

## ACTIVE

The ACTIVE command is used to activate a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided selects the row. This row remains active for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.


**Figure 8: ACTIVE Command**



## READ

The READ command is used to initiate a burst read access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed is precharged at the end of the READ burst; if auto precharge is not selected, the row remains open for subsequent accesses. Read data appears on the DQ subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQ will be High-Z two clocks later; if the DQM signal was registered LOW, the DQ will provide valid data.

**Figure 9: READ Command**




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.

## WRITE

The WRITE command is used to initiate a burst write access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed is precharged at the end of the write burst; if auto precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQ is written to the memory array, subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data is written to memory; if the DQM signal is registered HIGH, the corresponding data inputs are ignored and a WRITE is not executed to that byte/column location.

**Figure 10: WRITE Command**




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.

## PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is precharged, inputs BA0 and BA1 select the bank. Otherwise BA0 and BA1 are treated as “Don’t Care.” After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands are issued to that bank.

**Figure 11: PRECHARGE Command**



## BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or continuous page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command is truncated.

## REFRESH

### AUTO REFRESH

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) refresh in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum  $t_{RP}$  has been met after the PRECHARGE command, as shown in Bank/Row Activation (page 42).

The addressing is generated by the internal refresh controller. This makes the address bits a “Don’t Care” during an AUTO REFRESH command. Regardless of device width, the 128Mb SDRAM requires 4096 AUTO REFRESH cycles every 64ms (commercial and industrial) or 16ms (automotive). Providing a distributed AUTO REFRESH command every 15.625 $\mu$ s (commercial and industrial) or 3.906 $\mu$ s (automotive) will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate ( $t_{RFC}$ ), once every 64ms (commercial and industrial) or 16ms (automotive).

### SELF REFRESH

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered-down. When in the self refresh mode, the SDRAM retains data without external clocking.

The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the SDRAM become a “Don’t Care” with the exception of CKE, which must remain LOW.

After self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to  $t_{RAS}$  and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for  $t_{XSR}$  because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued at the specified intervals, as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

Self refresh is not supported on automotive temperature devices.

## Truth Tables

**Table 15: Truth Table – Current State Bank  $n$ , Command to Bank  $n$** 

Notes 1–6 apply to all parameters and conditions

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	H	H	ACTIVE (select and activate row)	
	L	L	L	H	AUTO REFRESH	7
	L	L	L	L	LOAD MODE REGISTER	7
	L	L	H	L	PRECHARGE	8
Row active	L	H	L	H	READ (select column and start READ burst)	9
	L	H	L	L	WRITE (select column and start WRITE burst)	9
	L	L	H	L	PRECHARGE (deactivate row in bank or banks)	10
Read (auto precharge disabled)	L	H	L	H	READ (select column and start new READ burst)	9
	L	H	L	L	WRITE (select column and start WRITE burst)	9
	L	L	H	L	PRECHARGE (truncate READ burst, start PRECHARGE)	10
	L	H	H	L	BURST TERMINATE	11
Write (auto precharge disabled)	L	H	L	H	READ (select column and start READ burst)	9
	L	H	L	L	WRITE (select column and start new WRITE burst)	9
	L	L	H	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	10
	L	H	H	L	BURST TERMINATE	11

- Notes:
1. This table applies when  $\text{CKE}_{n-1}$  was HIGH and  $\text{CKE}_n$  is HIGH (see Table 17 (page 34)) and after  $\text{tXSR}$  has been met (if the previous state was self refresh).
  2. This table is bank-specific, except where noted (for example, the current state is for a specific bank and the commands shown can be issued to that bank when in that state). Exceptions are covered below.
  3. Current state definitions:

**Idle:** The bank has been precharged, and  $\text{tRP}$  has been met.

**Row active:** A row in the bank has been activated, and  $\text{tRCD}$  has been met. No data bursts/accesses and no register accesses are in progress.

**Read:** A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

**Write:** A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or supported commands to the other bank should be issued on any clock edge occurring during these states. Supported commands to any other bank are determined by the bank's current state and the conditions described in this and the following table.

**Precharging:** Starts with registration of a PRECHARGE command and ends when  $\text{tRP}$  is met. After  $\text{tRP}$  is met, the bank will be in the idle state.

**Row activating:** Starts with registration of an ACTIVE command and ends when  $\text{tRCD}$  is met. After  $\text{tRCD}$  is met, the bank will be in the row active state.

**Read with auto precharge enabled:** Starts with registration of a READ command with auto precharge enabled and ends when  $t_{RP}$  has been met. After  $t_{RP}$  is met, the bank will be in the idle state.

**Write with auto precharge enabled:** Starts with registration of a WRITE command with auto precharge enabled and ends when  $t_{RP}$  has been met. After  $t_{RP}$  is met, the bank will be in the idle state.

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

**Refreshing:** Starts with registration of an AUTO REFRESH command and ends when  $t_{RFC}$  is met. After  $t_{RFC}$  is met, the device will be in the all banks idle state.

**Accessing mode register:** Starts with registration of a LOAD MODE REGISTER command and ends when  $t_{MRD}$  has been met. After  $t_{MRD}$  is met, the device will be in the all banks idle state.

**Precharging all:** Starts with registration of a PRECHARGE ALL command and ends when  $t_{RP}$  is met. After  $t_{RP}$  is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.
7. Not bank specific; requires that all banks are idle.
8. Does not affect the state of the bank and acts as a NOP to that bank.
9. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
10. May or may not be bank specific; if all banks need to be precharged, each must be in a valid state for precharging.
11. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.

**Table 16: Truth Table – Current State Bank *n*, Command to Bank *m***

Notes 1–6 apply to all parameters and conditions

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	X	X	X	X	Any command otherwise supported for bank <i>m</i>	
Row activating, active, or precharging	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (auto precharge disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7, 10
	L	H	L	L	WRITE (select column and start WRITE burst)	7, 11
	L	L	H	L	PRECHARGE	9
Write (auto precharge disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7, 12
	L	H	L	L	WRITE (select column and start new WRITE burst)	7, 13
	L	L	H	L	PRECHARGE	9
Read (with auto precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7, 8, 14
	L	H	L	L	WRITE (select column and start WRITE burst)	7, 8, 15
	L	L	H	L	PRECHARGE	9
Write (with auto precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7, 8, 16
	L	H	L	L	WRITE (select column and start new WRITE burst)	7, 8, 17
	L	L	H	L	PRECHARGE	9

- Notes:
1. This table applies when CKE<sub>*n-1*</sub> was HIGH and CKE<sub>*n*</sub> is HIGH (Table 17 (page 34)), and after t<sub>XS</sub>R has been met (if the previous state was self refresh).
  2. This table describes alternate bank operation, except where noted; for example, the current state is for bank *n* and the commands shown can be issued to bank *m*, assuming that bank *m* is in such a state that the given command is supported. Exceptions are covered below.
  3. Current state definitions:

**Idle:** The bank has been precharged, and t<sub>RP</sub> has been met.

**Row active:** A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress.

**Read:** A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

**Write:** A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.



**Read with auto precharge enabled:** Starts with registration of a READ command with auto precharge enabled and ends when  $t_{RP}$  has been met. After  $t_{RP}$  is met, the bank will be in the idle state.

**Write with auto precharge enabled:** Starts with registration of a WRITE command with auto precharge enabled and ends when  $t_{RP}$  has been met. After  $t_{RP}$  is met, the bank will be in the idle state.

4. AUTO REFRESH, SELF REFRESH, and LOAD MODE REGISTER commands can only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs to bank  $m$  listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
8. Concurrent auto precharge: Bank  $n$  will initiate the auto precharge command when its burst has been interrupted by bank  $m$  burst.
9. The burst in bank  $n$  continues as initiated.
10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank  $m$  will interrupt the READ on bank  $n$ , CAS latency (CL) later.
11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank  $m$  will interrupt the READ on bank  $n$  when registered. DQM should be used one clock prior to the WRITE command to prevent bus contention.
12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank  $m$  will interrupt the WRITE on bank  $n$  when registered, with the data-out appearing CL later. The last valid WRITE to bank  $n$  will be data-in registered one clock prior to the READ to bank  $m$ .
13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank  $m$  will interrupt the WRITE on bank  $n$  when registered. The last valid WRITE to bank  $n$  will be data-in registered one clock prior to the READ to bank  $m$ .
14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank  $m$  will interrupt the READ on bank  $n$ , CL later. The PRECHARGE to bank  $n$  will begin when the READ to bank  $m$  is registered.
15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank  $m$  will interrupt the READ on bank  $n$  when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank  $n$  will begin when the WRITE to bank  $m$  is registered.
16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank  $m$  will interrupt the WRITE on bank  $n$  when registered, with the data-out appearing CL later. The PRECHARGE to bank  $n$  will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the READ to bank  $m$  is registered. The last valid WRITE bank  $n$  will be data-in registered one clock prior to the READ to bank  $m$ .
17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank  $m$  will interrupt the WRITE on bank  $n$  when registered. The PRECHARGE to bank  $n$  will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the WRITE to bank  $m$  is registered. The last valid WRITE to bank  $n$  will be data registered one clock to the WRITE to bank  $m$ .

**Table 17: Truth Table – CKE**

Notes 1–4 apply to all parameters and conditions

Current State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	Command <sub>n</sub>	Action <sub>n</sub>	Notes
Power-down	L	L	X	Maintain power-down	
Self refresh			X	Maintain self refresh	
Clock suspend			X	Maintain clock suspend	
Power-down	L	H	COMMAND INHIBIT or NOP	Exit power-down	5
Self refresh			COMMAND INHIBIT or NOP	Exit self refresh	6
Clock suspend			X	Exit clock suspend	7
All banks idle	H	L	COMMAND INHIBIT or NOP	Power-down entry	
All banks idle			AUTO REFRESH	Self refresh entry	
Reading or writing			VALID	Clock suspend entry	
	H	H	See Table 16 (page 32).		

- Notes:
1. CKE<sub>n</sub> is the logic state of CKE at clock edge *n*; CKE<sub>n-1</sub> was the state of CKE at the previous clock edge.
  2. Current state is the state of the SDRAM immediately prior to clock edge *n*.
  3. COMMAND<sub>n</sub> is the command registered at clock edge *n*, and ACTION<sub>n</sub> is a result of COMMAND<sub>n</sub>.
  4. All states and sequences not shown are illegal or reserved.
  5. Exiting power-down at clock edge *n* will put the device in the all banks idle state in time for clock edge *n* + 1 (provided that *t*<sub>CKS</sub> is met).
  6. Exiting self refresh at clock edge *n* will put the device in the all banks idle state after *t*<sub>XSR</sub> is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the *t*<sub>XSR</sub> period. A minimum of two NOP commands must be provided during the *t*<sub>XSR</sub> period.
  7. After exiting clock suspend at clock edge *n*, the device will resume operation and recognize the next command at clock edge *n* + 1.

## Initialization

SDRAM must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. After power is applied to  $V_{DD}$  and  $V_{DDQ}$  (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100 $\mu$ s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100 $\mu$ s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands must be applied.

After the 100 $\mu$ s delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, at least two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it must be loaded prior to applying any operational command. If desired, the two AUTO REFRESH commands can be issued after the LMR command.

The recommended power-up sequence for SDRAM:


1. Simultaneously apply power to  $V_{DD}$  and  $V_{DDQ}$ .
2. Assert and hold CKE at a LVTTTL logic LOW since all inputs and outputs are LVTTTL-compatible.
3. Provide stable CLOCK signal. Stable clock is defined as a signal cycling within timing constraints specified for the clock pin.
4. Wait at least 100 $\mu$ s prior to issuing any command other than a COMMAND INHIBIT or NOP.
5. Starting at some point during this 100 $\mu$ s period, bring CKE HIGH. Continuing at least through the end of this period, 1 or more COMMAND INHIBIT or NOP commands must be applied.
6. Perform a PRECHARGE ALL command.
7. Wait at least  $t_{RP}$  time; during this time NOPs or DESELECT commands must be given. All banks will complete their precharge, thereby placing the device in the all banks idle state.
8. Issue an AUTO REFRESH command.
9. Wait at least  $t_{RFC}$  time, during which only NOPs or COMMAND INHIBIT commands are allowed.
10. Issue an AUTO REFRESH command.
11. Wait at least  $t_{RFC}$  time, during which only NOPs or COMMAND INHIBIT commands are allowed.
12. The SDRAM is now ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded with desired bit values prior to applying any operational command. Using the LMR command, program the mode register. The mode register is programmed via the MODE REGISTER SET command with BA1 = 0, BA0 = 0 and retains the stored information until it is programmed again or the device loses power. Not programming the mode register upon initialization will result in default settings which may not be desired. Outputs are guaranteed High-Z after the LMR command is issued. Outputs should be High-Z already before the LMR command is issued.
13. Wait at least  $t_{MRD}$  time, during which only NOP or DESELECT commands are allowed.

At this point the DRAM is ready for any valid command.

## Note:

More than two AUTO REFRESH commands can be issued in the sequence. After steps 9 and 10 are complete, repeat them until the desired number of AUTO REFRESH +  $t_{RFC}$  loops is achieved.

**Figure 12: Initialize and Load Mode Register**




- Notes:
1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.
  2. If CS is HIGH at clock HIGH time, all commands applied are NOP.
  3. JEDEC and PC100 specify three clocks.
  4. Outputs are guaranteed High-Z after command is issued.
  5. A12 should be a LOW at  $t_P + 1$ .

## Mode Register

The mode register defines the specific mode of operation, including burst length (BL), burst type, CAS latency (CL), operating mode, and write burst mode. The mode register is programmed via the LOAD MODE REGISTER command and retains the stored information until it is programmed again or the device loses power.

Mode register bits M[2:0] specify the BL; M3 specifies the type of burst; M[6:4] specify the CL; M7 and M8 specify the operating mode; M9 specifies the write burst mode; and M10–M $n$  should be set to zero to ensure compatibility with future revisions. M $n$  + 1 and M $n$  + 2 should be set to zero to select the mode register.

The mode registers must be loaded when all banks are idle, and the controller must wait  $t_{MRD}$  before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

**Figure 13: Mode Register Definition**


## Burst Length

Read and write accesses to the device are burst oriented, and the burst length (BL) is programmable. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, 8, or continuous locations are available for both the sequential and the interleaved burst types, and a continuous page burst is available for the sequential type. The continuous page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block when a boundary is reached. The block is uniquely selected by A[8:1] when BL = 2, A[8:2] when BL = 4, and A[8:3] when BL = 8. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Continuous page bursts wrap within the page when the boundary is reached.

## Burst Type

Accesses within a given burst can be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address.

**Table 18: Burst Definition Table**

Burst Length	Starting Column Address			Order of Accesses Within a Burst	
				Type = Sequential	Type = Interleaved
2	A0				
		0		0-1	0-1
		1		1-0	1-0
4		A1	A0		
		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	A2	A1	A0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Continuous					
	n = A0–An/9/8 (location 0–y)			Cn, Cn + 1, Cn + 2, Cn + 3...Cn - 1, Cn...	Not supported

- Notes:
1. For full-page accesses: y = 2048 (x4); y = 1024 (x8); y = 512 (x16).
  2. For BL = 2, A1–A9, A11 (x4); A1–A9 (x8); or A1–A8 (x16) select the block-of-two burst; A0 selects the starting column within the block.
  3. For BL = 4, A2–A9, A11 (x4); A2–A9 (x8); or A2–A8 (x16) select the block-of-four burst; A0–A1 select the starting column within the block.
  4. For BL = 8, A3–A9, A11 (x4); A3–A9 (x8); or A3–A8 (x16) select the block-of-eight burst; A0–A2 select the starting column within the block.
  5. For a full-page burst, the full row is selected and A0–A9, A11 (x4); A0–A9 (x8); or A0–A8 (x16) select the starting column.
  6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
  7. For BL = 1, A0–A9, A11 (x4); A0–A9 (x8); or A0–A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.




## CAS Latency

The CAS latency (CL) is the delay, in clock cycles, between the registration of a READ command and the availability of the output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available by clock edge  $n + m$ . The DQ start driving as a result of the clock edge one cycle earlier ( $n + m - 1$ ), and provided that the relevant access times are met, the data is valid by clock edge  $n + m$ . For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at  $T_0$  and the latency is programmed to two clocks, the DQ start driving after  $T_1$  and the data is valid by  $T_2$ .

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

**Figure 14: CAS Latency**



## Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use. Reserved states should not be used because unknown operation or incompatibility with future versions may result.

## Write Burst Mode

When M9 = 0, the burst length programmed via M[2:0] applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

## Bank/Row Activation


Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be opened. This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated.

After a row is opened with the ACTIVE command, a READ or WRITE command can be issued to that row, subject to the  $t_{RCD}$  specification.  $t_{RCD}(\text{MIN})$  should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  $t_{RCD}$  specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 15 (page 42), which covers any case where  $2 < t_{RCD}(\text{MIN})/t_{CK} \leq 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been precharged. The minimum time interval between successive ACTIVE commands to the same bank is defined by  $t_{RC}$ .

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by  $t_{RRD}$ .

**Figure 15: Example: Meeting  $t_{RCD}(\text{MIN})$  When  $2 < t_{RCD}(\text{MIN})/t_{CK} \leq 3$**



## READ Operation

READ bursts are initiated with a READ command, as shown in Figure 9 (page 26). The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. In the following figures, auto precharge is disabled.


During READ bursts, the valid data-out element from the starting column address is available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 17 (page 45) shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQ signals will go to High-Z. A continuous page burst continues until terminated. At the end of the page, it wraps to column 0 and continues.


Data from any READ burst can be truncated with a subsequent READ command, and data from a fixed-length READ burst can be followed immediately by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst either follows the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x = CL - 1$ . This is shown in Figure 17 (page 45) for CL2 and CL3.

SDRAM devices use a pipelined architecture and therefore do not require the  $2n$  rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a READ command. Full-speed random read accesses can be performed to the same bank, or each subsequent READ can be performed to a different bank.

**Figure 16: Consecutive READ Bursts**



Note: 1. Each READ command can be issued to any bank. DQM is LOW.

**Figure 17: Random READ Accesses**


Note: 1. Each READ command can be issued to any bank. DQM is LOW.

Data from any READ burst can be truncated with a subsequent WRITE command, and data from a fixed-length READ burst can be followed immediately by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst can be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there is a possibility that the device driving the input data will go Low-Z before the DQ go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.


The DQM input is used to avoid I/O contention, as shown in Figure 18 (page 46) and Figure 19 (page 47). The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. After the WRITE command is registered, the DQ will go to High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4, then the WRITES at T5 and T7 would be valid, and the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 18 (page 46) shows where, due to the clock cycle frequency, bus contention is avoided without having to add a NOP cycle, while Figure 19 (page 47) shows the case where an additional NOP cycle is required.


A fixed-length READ burst may be followed by or truncated with a PRECHARGE command to the same bank, provided that auto precharge was not activated. The PRECHARGE command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x = CL - 1$ . This is shown in Figure 20 (page 47) for each possible CL; data element  $n + 3$  is either the last of a burst of four or the last desired data element of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate fixed-length or continuous page bursts.


**Figure 18: READ-to-WRITE**



Note: 1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be to any bank. If a burst of one is used, DQM is not required.

**Figure 19: READ-to-WRITE With Extra Clock Cycle**



Note: 1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be to any bank.

**Figure 20: READ-to-PRECHARGE**


Note: 1. DQM is LOW.

Continuous-page READ bursts can be truncated with a BURST TERMINATE command and fixed-length READ bursts can be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x = CL - 1$ . This is shown in Figure 21 (page 48) for each possible CAS latency; data element  $n + 3$  is the last desired data element of a longer burst.


**Figure 21: Terminating a READ Burst**



Note: 1. DQM is LOW.




**Figure 22: Alternating Bank Read Accesses**




Note: 1. For this example, BL = 4 and CL = 2.

**Figure 23: READ Continuous Page Burst**



Note: 1. For this example, CL = 2.

**Figure 24: READ – DQM Operation**



Note: 1. For this example, BL = 4 and CL = 2.

## WRITE Operation


WRITE bursts are initiated with a WRITE command, as shown in Figure 10 (page 27). The starting column and bank addresses are provided with the WRITE command and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following figures, auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered coincident with the WRITE command. Subsequent data elements are registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQ will remain at High-Z and any additional input data will be ignored (see Figure 25 (page 52)). A continuous page burst continues until terminated; at the end of the page, it wraps to column 0 and continues.


Data for any WRITE burst can be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst can be followed immediately by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command (see Figure 26 (page 53)). Data  $n + 1$  is either the last of a burst of two or the last desired data element of a longer burst.

SDRAM devices use a pipelined architecture and therefore do not require the  $2n$  rule as associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 27 (page 54), or each subsequent WRITE can be performed to a different bank.

**Figure 25: WRITE Burst**



Note: 1. BL = 2. DQM is LOW.

**Figure 26: WRITE-to-WRITE**



Note: 1. DQM is LOW. Each WRITE command may be issued to any bank.

Data for any WRITE burst can be truncated with a subsequent READ command, and data for a fixed-length WRITE burst can be followed immediately by a READ command. After the READ command is registered, data input is ignored and WRITES will not be executed (see Figure 28 (page 54)). Data  $n + 1$  is either the last of a burst of two or the last desired data element of a longer burst.


Data for a fixed-length WRITE burst can be followed by or truncated with a PRECHARGE command to the same bank, provided that auto precharge was not activated. A continuous-page WRITE burst can be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued  $t_{WR}$  after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a  $t_{WR}$  of at least one clock with time to complete, regardless of frequency.

In addition, when truncating a WRITE burst at high clock frequencies ( $t_{CK} < 15\text{ns}$ ), the DQM signal must be used to mask input data for the clock edge prior to and the clock edge coincident with the PRECHARGE command (see Figure 29 (page 55)). Data  $n + 1$  is either the last of a burst of two or the last desired data element of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met.


In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate fixed-length bursts or continuous page bursts.

**Figure 27: Random WRITE Cycles**


Note: 1. Each WRITE command can be issued to any bank. DQM is LOW.

**Figure 28: WRITE-to-READ**



Note: 1. The WRITE command can be issued to any bank, and the READ command can be to any bank. DQM is LOW. CL = 2 for illustration.

**Figure 29: WRITE-to-PRECHARGE**


Note: 1. In this example DQM could remain LOW if the WRITE burst is a fixed length of two.

Fixed-length WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command is ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 30 (page 56), where data  $n$  is the last desired data element of a longer burst.


**Figure 30: Terminating a WRITE Burst**




Note: 1. DQM is LOW.




**Figure 31: Alternating Bank Write Accesses**



Note: 1. For this example, BL = 4.

**Figure 32: WRITE – Continuous Page Burst**


- Notes:
1.  $t_{WR}$  must be satisfied prior to issuing a PRECHARGE command.
  2. Page left open; no  $t_{RP}$ .

**Figure 33: WRITE – DQM Operation**


Note: 1. For this example, BL = 4.

## Burst Read/Single Write

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

## PRECHARGE Operation

The PRECHARGE command (see Figure 11 (page 28)) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged ( $A10 = \text{LOW}$ ), inputs BA0 and BA1 select the bank. When all banks are to be precharged ( $A10 = \text{HIGH}$ ), inputs BA0 and BA1 are treated as “Don’t Care.” After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

## Auto Precharge

Auto precharge is a feature that performs the same individual-bank PRECHARGE function described previously, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the continuous page burst mode where auto precharge does not apply. In the specific case of write burst mode set to single location access with burst length set to continuous, the burst length setting is the overriding setting and auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. Another command cannot be issued to the same bank until the precharge time ( $t_{RP}$ ) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the Burst Type (page 39) section.

Micron SDRAM supports concurrent auto precharge; cases of concurrent auto precharge for READs and WRITEs are defined below.

### READ with auto precharge interrupted by a READ (with or without auto precharge)

A READ to bank  $m$  will interrupt a READ on bank  $n$  following the programmed CAS latency. The precharge to bank  $n$  begins when the READ to bank  $m$  is registered (see Figure 34 (page 61)).

### READ with auto precharge interrupted by a WRITE (with or without auto precharge)

A WRITE to bank  $m$  will interrupt a READ on bank  $n$  when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The precharge to bank  $n$  begins when the WRITE to bank  $m$  is registered (see Figure 35 (page 62)).

### WRITE with auto precharge interrupted by a READ (with or without auto precharge)


A READ to bank  $m$  will interrupt a WRITE on bank  $n$  when registered, with the data-out appearing CL later. The precharge to bank  $n$  will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the READ to bank  $m$  is registered. The last valid WRITE to bank  $n$  will be data-in registered one clock prior to the READ to bank  $m$  (see Figure 40 (page 67)).

### WRITE with auto precharge interrupted by a WRITE (with or without auto precharge)


A WRITE to bank  $m$  will interrupt a WRITE on bank  $n$  when registered. The precharge to bank  $n$  will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the WRITE to bank  $m$  is reg-

istered. The last valid data WRITE to bank  $n$  will be data registered one clock prior to a WRITE to bank  $m$  (see Figure 41 (page 67)).

**Figure 34: READ With Auto Precharge Interrupted by a READ**




**Figure 35: READ With Auto Precharge Interrupted by a WRITE**




Note: 1. DQM is HIGH at T2 to prevent D<sub>OUT</sub><sub>Ta</sub> + 1 from contending with D<sub>IN</sub><sub>d</sub> at T4.

**Figure 36: READ With Auto Precharge**



Note: 1. For this example, BL = 4 and CL = 2.


**Figure 37: READ Without Auto Precharge**



Note: 1. For this example, BL = 4, CL = 2, and the READ burst is followed by a manual PRECHARGE.




**Figure 38: Single READ With Auto Precharge**




Note: 1. For this example, BL = 1 and CL = 2.

**Figure 39: Single READ Without Auto Precharge**




Note: 1. For this example, BL = 1, CL = 2, and the READ burst is followed by a manual PRECHARGE.

**Figure 40: WRITE With Auto Precharge Interrupted by a READ**




Note: 1. DQM is LOW.

**Figure 41: WRITE With Auto Precharge Interrupted by a WRITE**




Note: 1. DQM is LOW.

**Figure 42: WRITE With Auto Precharge**




Note: 1. For this example, BL = 4.

**Figure 43: WRITE Without Auto Precharge**




Note: 1. For this example, BL = 4 and the WRITE burst is followed by a manual PRECHARGE.

**Figure 44: Single WRITE With Auto Precharge**



Note: 1. For this example, BL = 1.

**Figure 45: Single WRITE Without Auto Precharge**



Note: 1. For this example, BL = 1 and the WRITE burst is followed by a manual PRECHARGE.


## AUTO REFRESH Operation

The AUTO REFRESH command is used during normal operation of the device to refresh the contents of the array. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum  $t_{RP}$  is met following the PRECHARGE command. Addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during an AUTO REFRESH command.

After the AUTO REFRESH command is initiated, it must not be interrupted by any executable command until  $t_{RFC}$  has been met. During  $t_{RFC}$  time, COMMAND INHIBIT or NOP commands must be issued on each positive edge of the clock. The SDRAM requires that every row be refreshed each  $t_{REF}$  period. Providing a distributed AUTO REFRESH command—calculated by dividing the refresh period ( $t_{REF}$ ) by the number of rows to be refreshed—meets the timing requirement and ensures that each row is refreshed. Alternatively, to satisfy the refresh requirement a burst refresh can be employed after every  $t_{REF}$  period by issuing consecutive AUTO REFRESH commands for the number of rows to be refreshed at the minimum cycle rate ( $t_{RFC}$ ).



**Figure 46: Auto Refresh Mode**



Note: 1. Back-to-back AUTO REFRESH commands are not required.

## SELF REFRESH Operation


The self refresh mode can be used to retain data in the device, even when the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command, except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the device become “Don’t Care” with the exception of CKE, which must remain LOW.

After self refresh mode is engaged, the device provides its own internal clocking, enabling it to perform its own AUTO REFRESH cycles. The device must remain in self refresh mode for a minimum period equal to  $t_{RAS}$  and remains in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. (Stable clock is defined as a signal cycling within timing constraints specified for the clock ball.) After CKE is HIGH, the device must have NOP commands issued for a minimum of two clocks for  $t_{XSR}$  because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued according to the distributed refresh rate ( $t_{REF}/\text{refresh row count}$ ) as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

**Figure 47: Self Refresh Mode**




Note: 1. Each AUTO REFRESH command performs a REFRESH cycle. Back-to-back commands are not required.

## Power-Down

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device cannot remain in the power-down state longer than the refresh period (64ms) because no REFRESH operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT with CKE HIGH at the desired clock edge (meeting  $t_{CKS}$ ).

**Figure 48: Power-Down Mode**



Note: 1. Violating refresh requirements during power-down may result in a loss of data.


## Clock Suspend

The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing the synchronous logic.


For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input balls when an internal clock edge is suspended will be ignored; any data present on the DQ balls remains driven; and burst counters are not incremented, as long as the clock is suspended.

Exit clock suspend mode by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.


**Figure 49: Clock Suspend During WRITE Burst**



Note: 1. For this example, BL = 4 or greater, and DQM is LOW.

**Figure 50: Clock Suspend During READ Burst**


Note: 1. For this example, CL = 2, BL = 4 or greater, and DQM is LOW.

**Figure 51: Clock Suspend Mode**


Note: 1. For this example, BL = 2, CL = 3, and auto precharge is disabled.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
[www.micron.com/productsupport](http://www.micron.com/productsupport) Customer Comment Line: 800-932-4992  
 Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



#### Как с нами связаться

**Телефон:** 8 (812) 309 58 32 (многоканальный)

**Факс:** 8 (812) 320-02-42

**Электронная почта:** [org@eplast1.ru](mailto:org@eplast1.ru)

**Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.