

High Reliability Serial EEPROMs



SPI BUS Serial EEPROMs BR25

BR25L010-W series, BR25L020-W series, BR25L040-W series, BR25L080-W series, BR25L160-W series, BR25L320-W series, BR25L640-W series

No. 10001EBT05

Description

Features

- High speed clock action up to 5MHz (Max.)
- · Wait function by HOLD terminal
- · Part or whole of memory arrays settable as read only memory area by program
- 1.8 ~ 5.5V single power source action most suitable for battery use
- · Page write mode useful for initial value write at factory shipment
- · Highly reliable connection by Au pad and Au wire
- For SPI bus interface (CPOL, CPHA) = (0, 0), (1, 1)
- · Auto erase and auto end function at data rewrite
- · Low current consumption

| At write action (5V) | : 1.5mA (Typ.) |
|------------------------|----------------|
| At read action (5V) | : 1.0mA (Typ.) |
| At standby action (5V) | : 0.1µA (Typ.) |

- · Address auto increment function at read action
- Write mistake prevention function Write prohibition at power on Write prohibition by command code (WRDI) Write prohibition by \overline{WP} pin Write prohibition block setting by status registers (BP1, BP0) Write mistake prevention function at low voltage

Page write

| Number of pages | 16 Byte | 32 Byte |
|--------------------|--|--|
| Product number | BR25L010-W BR25L020-W BR25L040-W | BR25L080-W BR25L160-W BR25L320-W BR25L640-W |

- · SOP8, SOP-J8, SSOP-B8, TSSOP-B8, MSOP8 TSSOP-B8J package *1 *2
- · Data at shipment Memory array : FFh, status register WPEN, BP1, BP0 : 0
- · Data kept for 40 years
- Data rewrite up to 1,000,000 times
 - *1 BR25L080/160-W : SOP8, SOP-J8, SSOP-B8, TSSOP-B8
 - *2 BR25L320/640-W : SOP8, SOP-J8

BR25L series

| Capacity | Bit format | Туре | Power source voltage | SOP8 F | SOP-J8 FJ | SSOP-B8 FV | TSSOP-B8 FVT | MSOP8 FVM | TSSOP-B8J FVJ |
|----------|------------|------------|----------------------|-----------|--------------|---------------|-----------------|--------------|------------------|
| 1Kbit | 128 X 8 | BR25L010-W | 1.8 ~ 5.5V | | | | | | |
| 2Kbit | 256 X 8 | BR25L020-W | 1.8 ~ 5.5V | | | • | • | | |
| 4Kbit | 512 X 8 | BR25L040-W | 1.8 ~ 5.5V | • | | • | • | | |
| 8Kbit | 1K X 8 | BR25L080-W | 1.8 ~ 5.5V | | | • | • | | |
| 16Kbit | 2K X 8 | BR25L160-W | 1.8 ~ 5.5V | | | | | | |
| 32Kbit | 4K X 8 | BR25L320-W | 1.8 ~ 5.5V | | | | | | |
| 64Kbit | 8K X 8 | BR25L640-W | 1.8 ~ 5.5V | | | | | | |

Absolute maximum ratings (Ta = 25°C)

| Parameter | Symbol | Limits | Unit |
|--------------------------------|--------|------------------|------|
| Impressed voltage | Vcc | -0.3 ~ +6.5 | V |
| | | 450(SOP8) *1 | |
| | | 450(SOP-J8) *2 | |
| Permissible dissipation | Pd | 300(SSOP-B8) *3 | mVV |
| | | 330(TSSOP-B8) *4 | |
| | | 310(MSOP8) *5 | |
| | | 310(TSSOP-B8J)*6 | |
| Storage temperature range | Tstg | -65 ~ +125 | °C |
| Operating temperature range | Topr | -40 ~ +85 | °C |
| Terminal voltage | - | -0.3 ~ Vcc+0.3 | V |

·When using at Ta = 25°C or higher, 4.5mW (*1, *2), 3.0mW (*3), 3.3mW(*4), 3.1mW (*5, *6) to be reduced per 1°C

Recommended action conditions

| Parameter | Symbol | Limits | Unit |
|----------------------|--------|-----------|------|
| Power source voltage | Vcc | 1.8 ~ 5.5 | V |
| Input voltage | Vin | 0 ~ Vcc | v |

Memory cell characteristics (Ta=25°C, Vcc=1.8 ~ 5.5V)

| Deremeter | | Linit | | | | | | |
|---------------------------------|-----------|-------|------|-------|--|--|--|--|
| Farameter | Min. | Тур. | Max. | Unit | | | | |
| Number of data rewrite times *1 | 1,000,000 | - | - | Times | | | | |
| Data hold years *1 | 40 | _ | _ | Years | | | | |
| | | | | | | | | |

*1:Not 100% TESTED

Input / output capacity (Ta=25°C, frequency=5MHz)

| Parameter | Symbol | Conditions | Min. | Max. | Unit | | |
|-------------------|--------|------------|------|------|------|--|--|
| Input capacity *1 | CIN | VIN=GND | - | 8 | pF | | |
| Output capacity*1 | Соит | Vout=GND | - | 8 | pF | | |
| *1:Not 100% TESTE | | | | | | | |

Electrical characteristics (Unless otherwise specified, Ta = $-40 \sim +85^{\circ}$ C, Vcc = $1.8 \sim 5.5$ V)

| Deverseter | Oursels al | Limits | | 1.1 | Conditions | |
|-------------------------------------|------------|-------------|------|-------------|------------|--|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
| "H" input voltage 1 | VIH1 | 0.7x Vcc | - | Vcc +0.3 | V | 1.8≤Vcc≤5.5V |
| "L" input voltage 1 | VIL1 | -0.3 | - | 0.3x Vcc | V | 1.8≤Vcc≤5.5V |
| "L" output voltage 1 | VOL1 | 0 | - | 0.4 | V | IOL=2.1mA(Vcc=2.5V ~ 5.5V) |
| "L" output voltage 2 | VOL2 | 0 | _ | 0.2 | V | IOL=150µA(Vcc=1.8V ~ 2.5V) |
| "H" output voltage 1 | VOH1 | Vcc -0.5 | - | Vcc | V | IOH=-0.4mA(Vcc=2.5V ~ 5.5V) |
| "H" output voltage 2 | VOH2 | Vcc -0.2 | Ι | Vcc | V | IOH=-100μA(Vcc=1.8V ~ 2.5V) |
| Input leak current | ILI | -1 | - | 1 | μA | VIN=0 ~ VCC |
| Output leak current | ILO | -1 | _ | 1 | μΑ | Vout=0 ~ Vcc, CS=Vcc |
| | lcc1 | _ | _ | 1.0 | mA | Vcc=1.8V,fSCK=2MHz,tE/W=5ms Byte write Page write Write status register |
| Current consumption at write action | Icc2 | _ | _ | 2.0 | mA | Vcc=2.5V,fSCK=5MHz,tE/W=5ms Byte write Page write Write status register |
| | Icc3 | _ | - | 3.0 | mA | Vcc=5.5V,fSCK=5MHz,tE/W=5ms Byte write Page write Write status register |
| Current consumption at read | Icc4 | _ | _ | 1.5 | mA | Vcc=2.5V,fSCK=5MHz Read Read status register |
| action | Icc5 | _ | - | 2.0 | mA | Vcc=5.5V,fSCK=5MHz Read Read status register |
| Standby current | ISB | _ | _ | 2 | μA | Vcc=5.5V CS=HOLD=WP=Vcc,SCK=SI=Vcc or =GND,SO=OPEN |

• Radiation resistance design is not made.

Block diagram



Pin assignment and description



| Terminal name | Input/output | Function |
|---------------|--------------|---|
| Vcc | - | Power source to be connected |
| GND | - | All input / output reference voltage, 0V |
| CS | Input | Chip select input |
| SCK | Input | Serial clock input |
| SI | Input | Start bit, ope code, address, and serial data input |
| SO | Output | Serial data output |
| HOLD | Input | Hold input Command communications may be suspended temporarily (HOLD status). |
| WP | Input | Write protect input Write command is prohibited.*1 Write status register command is prohibited. |

*1:BR25L010/020/040-W

Operating timing characteristics

(Ta = -40 ~ +85°C, unless otherwise specified, load capacity CL1 100pF)

| Deremeter | neter Symbol <u>1.8≤Vcc<2.5V</u> 2.5≤Vcc<5.5V | | Linit | | | | | |
|--|--|------|-------|------|------|------|------|------|
| Parameter | Symbol | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit |
| SCK frequency | fSCK | - | - | 2 | - | - | 5 | MHz |
| SCK high time | tSCKWH | 200 | _ | - | 85 | - | - | ns |
| SCK low time | tSCKWL | 200 | — | - | 85 | - | - | ns |
| CS high time | tCS | 200 | _ | - | 85 | - | - | ns |
| CS setup time | tCSS | 200 | — | - | 90 | - | - | ns |
| CS hold time | tCSH | 200 | _ | - | 85 | - | - | ns |
| SCK setup time | tSCKS | 200 | - | - | 90 | - | - | ns |
| SCK hold time | tSCKH | 200 | - | - | 90 | - | - | ns |
| SI setup time | tDIS | 40 | _ | - | 20 | - | - | ns |
| SI hold time | tDIH | 50 | _ | _ | 40 | _ | _ | ns |
| Data output delay time 1 | tPD1 | - | _ | 150 | _ | - | 70 | ns |
| Data output delay time 2 (CL2=30pF) | tPD2 | _ | _ | 145 | _ | _ | 55 | ns |
| Output hold time | tOH | 0 | _ | _ | 0 | - | _ | ns |
| Output disable time | tOZ | - | _ | 250 | _ | - | 100 | ns |
| HOLD setting setup time | tHFS | 120 | _ | _ | 60 | _ | _ | ns |
| HOLD setting hold time | tHFH | 90 | _ | _ | 40 | _ | _ | ns |
| HOLD release setup time | tHRS | 120 | _ | - | 60 | - | - | ns |
| HOLD release hold time | tHRH | 140 | _ | - | 70 | - | - | ns |
| Time from HOLD to output High-Z | tHOZ | _ | _ | 250 | _ | _ | 100 | ns |
| Time from HOLD to output change | tHPD | _ | _ | 150 | _ | _ | 70 | ns |
| SCK *1 rise time | tRC | _ | - | 1 | - | - | 1 | μs |
| SCK *1 fall time | tFC | - | _ | 1 | _ | - | 1 | μs |
| OUTPUT *1 rise time | tRO | _ | _ | 100 | _ | _ | 50 | ns |
| OUTPUT *1 fall time | tFO | _ | _ | 100 | _ | - | 50 | ns |
| Write time | tF/W | _ | _ | 5 | _ | _ | 5 | ms |

Sync data input / output timing



Fig. 3 Input timing

SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB.



Fig. 4 Input / output timing

SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.



Fig. 5 HOLD timing

*1NOT 100% TESTED

AC measurement conditions

| Baramatar | Symbol | | Linit | | |
|---------------------------------|--------|---------------|--|-------|----|
| Falameter | Symbol | Min. | Typ. Max. - 100 - 30 - 50 | Offic | |
| Load capacity 1 | CL1 | - | - | 100 | рF |
| Load capacity 2 | CL2 | - | - | 30 | pF |
| Input rise time | - | - | - | 50 | ns |
| Input fall time | — | - | - | 50 | ns |
| Input voltage | - | 0.2Vcc/0.8Vcc | | V | |
| Input / output judgment voltage | _ | 0.3\ | /cc/0.7 | Vcc | V |





МНМ

0 0



5

2







Fig.12 Input leak current ILI(CS,SCK,SI,WP,HOLD)







Fig.7 "L" input voltage VIL(CS,SCK,SI,HOLD,WP)







2.5 SPEC 2 [SB[µA] =25°C 0.5 0 0 1 2 3 Vcc[V] Fig.16 Consumption current at standby operation ISB





Fig.11 "H" output voltage VOH-IOH(Vcc=2.5V)



Fig.14 Current consumption at WRITE operation ICC1,2,3(WRITE,PAGE WRITE,WRSR,fSCK=5MHz) BR25L010-W,BR25L020-W,BR25L040-W







Features

○ Status registers

This IC has status registers. The status registers are of 8 bits and express the following parameters.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Rewrite characteristics and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status command.

Status registers

| Product number | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | |
|----------------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| BR25L010-W | | | | | | | | | |
| BR25L020-W | 1 | 1 | 1 | 1 | BP1 | BP0 | WEN | R/В | |
| BR25L040-W | | | | | | | | | |
| BR25L080-W | | | | | | | | | |
| BR25L160-W | | 0 | 0 | 0 | RD1 | RD0 | | ۵. | |
| BR25L320-W | WPEN | 0 | 0 | 0 | DET | DFU | | N/D | |
| BR25L640-W | | | | | | | | | |

| bit | Memory location | Function | Contents |
|------------|--------------------|---|---|
| WPEN | EEPROM | WP pin enable / disable designation bit WPEN = 0 = invalid WPEN = 1 = valid | This enables / disables the functions of $\overline{\text{WP}}$ pin. |
| BP1 BP0 | EEPROM | EEPROM write disable block designation bit | This designates the write disable area of EEPROM. Write designation areas of product numbers are shown below. |
| WEN | Register | Write and write status register write enable / disable status confirmation bit WEN = 0 = prohibited WEN = 1 = permitted | |
| R/В | Register | Write cycle status (READY / BUSY) status confirmation bit R/B=0=READY R/B=1=BUSY | |

Write disable block setting

| BP1 BI | | Write disable block | | | | | | | |
|--------|-----|---------------------|------------|------------|------------|------------|------------|-------------|--|
| | BPU | BR25L010-W | BR25L020-W | BR25L040-W | BR25L080-W | BR25L160-W | BR25L320-W | BR25L640-W | |
| 0 | 0 | None | None | None | None | None | None | None | |
| 0 | 1 | 60h-7Fh | C0h-FFh | 180h-1FFh | 300h-3FFh | 600h-7FFh | C00h-FFFh | 1800h-1FFFh | |
| 1 | 0 | 40h-7Fh | 80h-FFh | 100h-1FFh | 200h-3FFh | 400h-7FFh | 800h-FFFh | 1000h-1FFFh | |
| 1 | 1 | 00h-7Fh | 00h-FFh | 000h-1FFh | 000h-3FFh | 000h-7FFh | 000h-FFFh | 0000h-1FFFh | |

 \bigcirc WP pin

By setting \overline{WP} = LOW, write command is prohibited. As for BR25L080, 160, 320, 640-W, only when WPEN bit is set "1", the \overline{WP} pin functions become valid. And the write command to be disabled at this moment is WRSR. As for BR25L010, 020, 040-W, both WRITE and WRSR commands are prohibited.

However, when write cycle is in execution, no interruption can be made.

| Product number | WRSR | WRITE | |
|----------------|--------------|-------------------------|--|
| BR25L010-W | | | |
| BR25L020-W | Prohibition | Prohibition possible | |
| BR25L040-W | possible | possible | |
| BR25L080-W | | | |
| BR25L160-W | Prohibition | Prohibition | |
| BR25L320-W | WPEN bit "1" | impossible | |
| BR25L640-W | | | |

 \bigcirc HOLD pin

By HOLD pin, data transfer can be interrupted. When SCK = "1", by making HOLD from "1" into "0", data transfer to EEPROM is interrupted. When SCK = "0", by making HOLD from "0" into "1", data transfer is restarted.

Command mode

| | | | Ope code | | | | | |
|---------|-----------------------|-------------------------------|--------------------------|-------|------------|-------|--|------|
| Command | | Contents | BR25L010-W BR25L020-W | | BR25L040-W | | BR25L080-W BR25L160-W BR25L320-W BR25L640-W | |
| WREN | Write enable | Write enable command | 0000 | * 110 | 0000 | * 110 | 0000 | 0110 |
| WRDI | Write disable | Write disable command | 0000 | * 100 | 0000 | * 100 | 0000 | 0100 |
| READ | Read | Read command | 0000 | * 011 | 0000 | A8011 | 0000 | 0011 |
| WRITE | Write | Write command | 0000 | * 010 | 0000 | A8010 | 0000 | 0010 |
| RDSR | Read status register | Status register read command | 0000 | * 101 | 0000 | * 101 | 0000 | 0101 |
| WRSR | Write status register | Status register write command | 0000 | * 001 | 0000 | * 001 | 0000 | 0001 |

Timing chart

1. Write enable (WREN) / disable (WRDI) cycle



○ This IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CS LOW, and then input the respective ope codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.

When to carry out write and write status register command, it is necessary to set write enable status by the write enable command. If write or write status register command is input in the write disable status, commands are cancelled. And even in the write enable status, once write and write status register command is executed once, it gets in the write disable status. After power on, this IC is in write disable status.

2. Read command (READ)



By read command, data of EEPROM can be read. As for this command, set CS LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 15/23^{*1} clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8 bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.



BR25L080/160/320/640-W=23 clocks



By write command, data of EEPROM can be written. As for this command, set CS LOW, then input address and data after write ope code. Then, by making CS HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 5ms). During tE/W, other than status read command is not accepted. Start \overline{CS} after taking the last data (D0), and before the next SCL clock starts. At other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting \overline{CS} , data up to 16/32¹ bytes can be written for one tE/W. In page write, the insignificant 4/5² bit of the designated address is incremented internally at every time when data of 1 byte is input, and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

> * 1 BR25L010/020/040-W=16 bytes at maximum BR25L080/160/320/640-W=32 bytes at maximum

* 2 BR25L010/020/040-W=Insignificant 4 bits BR25L080/160/320/640-W=Insignificant 5 bits 4. Status register write / read command



Fig.42 Status register write command (BR25L080/160/320/640-W)

Write status register command can write status register data. The data the can be written by this command are 2 bits *1, that is, BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set \overline{CS} LOW, and input ope code of write status register, and input data. Then, by making \overline{CS} HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for \overline{CS} rise, start \overline{CS} after taking the last data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write disable block setting table.) To the write disable block, write cannot be made, and only read can be made.

* 3 bits including BR25L080, 160, 320, 640-W WPEN (bit7)



Fig.44 Status register read command (BR25L080/160/320/640-W)

At standby

○ Current at standby

Set CS "H", and be sure to set SCK, SI, WP, HOLD input "L" or "H". Do not input intermediate electric potential.

As shown in Fig. 45, at standby, when SCK is "H", even if \overline{CS} is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of \overline{CS} . At standby and at power ON/OFF, set \overline{CS} "H" status.



Fig.45 Operating timing

● WP cancel valid area

 \overline{WP} is normally fixed to "H" or "L" for use, but when \overline{WP} is controlled so as to cancel write status register command and write command, pay attention to the following \overline{WP} valid timing.

While write or write status register command is executed, by setting \overline{WP} = "L" in cancel valid area, command can be cancelled. The area from command ope code before \overline{CS} rise at internal automatic write start becomes the cancel valid area. However, once write is started, any input cannot be cancelled. \overline{WP} input becomes Don't Care, and cancellation becomes invalid.





| Ope code | Address | Data | tE/W data write time |
|------------------------|-----------|--------------|-------------------------|
| WP cancel invalid area | WP cancel | invalid area | WP cancel invalid area |
| invalid | va | lid | |



HOLD pin

By HOLD pin, command communication can be stopped temporarily. (HOLD status) The HOLD pin carries out command communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK = LOW, set the HOLD pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLD pin HIGH when SCK = LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, leave \overline{CS} LOW. When it is set \overline{CS} = HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

Method to cancel each command

OWRITE, PAGE WRITE

a : Ope code, address input area.

c : Data input area (D0 area)

Cancellation is available by \overline{CS} = "H". b : Data input area (D7 ~ D1 input area) Cancellation is available by \overline{CS} = "H".

When CS is started, write starts.

OREAD

ORDSR

• Method to cancel : cancel by $\overline{CS} = "H"$

• Method to cancel : cancel by \overline{CS} = "H"

| Ope code | Address | Data |
|------------|-----------------------|--------------------------------|
| 8 bits | 8 bits / 16 bits | 8 bits |
| Cancel ava | ilable in all areas o | of read mode \longrightarrow |
| Fig.48 | READ cancel val | id timing |

Fig.49 RDSR cancel valid timing

| Ope code | Address | Data (n) | tE/W |
|----------|---------|----------|-------|
| 8 bits | 8 bits | 8 bits | |
| | a | → b → c | ← d → |



After CS rise, cancellation cannot be made by any means. d : tE/W area

Cancellation is available by \overline{CS} = "H". However, when write starts (\overline{CS} is started) in the area c, cancellation cannot be made by any means. And, by inputting on SCK clock, cancellation cannot be made. In page write mode, there is write enable area at every 8 clocks.



Address

8 bit

Fig.51 WRSR cancel valid timing

Ope code

8 bit

- Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.
- Note 2) If \overline{CS} is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is necessary to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

$\bigcirc \mathsf{WRSR}$

- a : From ope code to 15 clock rise Cancel by \overline{CS} = "H".
- b : From 15 clock rise to 16 clock rise (write enable area)
 When CS is started, write starts.
 After CS rise, cancellation cannot be made by any means.
- c : After 16 clock rise

Cancel by $\overline{\text{CS}}$ = "H". However, when write starts ($\overline{\text{CS}}$ is started) in the area b, cancellation cannot be made by any means. And, by inputting on SCK clock, cancellation cannot be made.

- Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.
- Note 2) If \overline{CS} is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is necessary to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS/tCSH or higher.

⊖WREN/WRDI

- a : From ope code to clock rise, cancel by \overline{CS} = "H".
- b : Cancellation is not available when $\overline{\text{CS}}$ is started after 7 clock.



Fig.52 WREN / WRDI cancel valid timing

tE/W

High speed operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

○ Input pin pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller VOL, IOL from VIL characteristics of this IC.

○ Pull up resistance



Fig.53 Pull up resistance

| Rpu≥ | Vcc - Volm Iolm | (Ì) |
|--------|--------------------|-----|
| Volm ≤ | VILE | ② |

Example) When Vcc = 5V, VILM = 1.5V, VOLM = 0.4V, IOLM = 2mA, from the equation ,

| Rpu≥ | <u>5-0.4</u> 2 X 10 ⁻³ |
|-------|--------------------------------------|
| ∴Rpu≥ | 2.3[kΩ] |

With the value of Rpu to satisfy the above equation, VoLM becomes 0.4V or higher, and with VILE (= 1.5V), the equation 2 is also satisfied.

VILM : EEPROM VIH specifications Volm: Microcontroller Vol specifications IoLM : Microcontroller IoL specifications

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make \overline{CS} pull up.

 \bigcirc Pull down resistance



∴R_{PD≥} 11.3[kΩ]

Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of VCC / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8VCC / 0.2VCC is input, operation speed becomes slow.

In order to realize more stable high speed operation, it is recommended to make the values of RPU, RPD as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of VCC / GND level. (*1 At this moment, operating timing guaranteed value is guaranteed.)



\bigcirc SO load capacity condition

Load capacity of SO output pin affects upon delay characteristic of SO output. (Data output delay time, time from HOLD to High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.





Fig.56 SO load dependency of data output delay time

\bigcirc Other cautions

Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

Equivalent circuit



Fig.57 SO output equivalent circuit

OInput circuit



Fig.58 CS input equivalent circuit



Fig.59 SCK input equivalent circuit



Fig.60 SI input equivalent circuit



Fig.61 HOLD input equivalent circuit



Fig.62 WP input equivalent circuit

Notes on power ON/OFF

∩At power ON/OFF, set CS "H" (= Vcc).

When \overline{CS} is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set \overline{CS} "H". (When \overline{CS} is in "H" status, all inputs are canceled.)



(Good example) \overline{CS} terminal is pulled up to Vcc.

At power OFF, take 10ms or higher before re supply. If power is turned on without observing this condition, the IC internal circuit may not be reset, which please note.

(Bad example) CS terminal is "L" at power ON/OFF.

In this case, CS always becomes "L" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when CS input is High-Z, the status becomes like this case, which please note.

○ PORcircuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.



Noise countermeasures

○ Vcc noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1μ F) between IC Vcc and GND. At that moment, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

○ SCK noise

When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysteresis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

○ WP noise

During execution of write status register command, if there exist noises on \overline{WP} pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in \overline{WP} input. In the same manner, a Schmitt trigger circuit is built in SI input and \overline{HOLD} input too.

Cautions on use

(1) Described numeric values and data are design representative values, and the values are not guaranteed.

- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal. (5) Heat design

In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.

(6) Terminal to terminal short circuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of short circuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.



| | Notes |
|------------------------|---|
| N C | No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. |
| Т | he content specified herein is subject to change for improvement without notice. |
| Т " v | The content specified herein is for the purpose of introducing ROHM's products (hereinafter Products"). If you wish to use any such Product, please be sure to refer to the specifications which can be obtained from ROHM upon request. |
| E il b | examples of application circuits, circuit constants and any other information contained hereir lustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production. |
| Ģ ⊢ ir | Great care was taken in ensuring the accuracy of the information specified in this document However, should you incur any damage arising from any inaccuracy or misprint of such nformation, ROHM shall bear no responsibility for such damage. |
| T ir c u | The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly of mplicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. |
| T e n | The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, commu- nication devices, electronic appliances and amusement devices). |
| Т | he Products specified in this document are not designed to be radiation tolerant. |
| V F | Vhile ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons. |
| F a fa s | Please be sure to implement in your equipment using the Products safety measures to guard gainst the possibility of physical injury, fire or any other damage caused in the event of the ailure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed acope or not in accordance with the instruction manual. |
| T s ir c s | The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which nay result in a direct threat to human life or create a risk of human injury (such as a medica instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing. |
| li b c | f you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law. |



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/



Компания «ЭлектроПласт» предлагает заключение долгосрочных отношений при поставках импортных электронных компонентов на взаимовыгодных условиях!

Наши преимущества:

- Оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов;
- Поставка более 17-ти миллионов наименований электронных компонентов;
- Поставка сложных, дефицитных, либо снятых с производства позиций;
- Оперативные сроки поставки под заказ (от 5 рабочих дней);
- Экспресс доставка в любую точку России;
- Техническая поддержка проекта, помощь в подборе аналогов, поставка прототипов;
- Система менеджмента качества сертифицирована по Международному стандарту ISO 9001;
- Лицензия ФСБ на осуществление работ с использованием сведений, составляющих государственную тайну;
- Поставка специализированных компонентов (Xilinx, Altera, Analog Devices, Intersil, Interpoint, Microsemi, Aeroflex, Peregrine, Syfer, Eurofarad, Texas Instrument, Miteq, Cobham, E2V, MA-COM, Hittite, Mini-Circuits, General Dynamics и др.);

Помимо этого, одним из направлений компании «ЭлектроПласт» является направление «Источники питания». Мы предлагаем Вам помощь Конструкторского отдела:

- Подбор оптимального решения, техническое обоснование при выборе компонента;
- Подбор аналогов;
- Консультации по применению компонента;
- Поставка образцов и прототипов;
- Техническая поддержка проекта;
- Защита от снятия компонента с производства.



Как с нами связаться

Телефон: 8 (812) 309 58 32 (многоканальный) **Факс:** 8 (812) 320-02-42 **Электронная почта:** <u>org@eplast1.ru</u> **Адрес:** 198099, г. Санкт-Петербург, ул. Калинина, дом 2, корпус 4, литера А.